Methods with resolution enhancement feature for improving...

Data processing: generic control systems or specific application – Specific application – apparatus or process – Product assembly or manufacturing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S691000, C438S692000, C438S959000, C341S108000, C341S126000, C341S131000, C341S155000

Reexamination Certificate

active

06909935

ABSTRACT:
CMP methods in which a polishing pad is moved relative to a wafer and a retainer ring implement instructions for applying required pressure to the wafer for CMP operations. Accuracy of computations of the pressures, and of conversion of the pressure to force, is improved without use of high resolution components, such as high resolution digital devices. Such improved accuracy is achieved using both digital and analog operations, and by converting values of required pressure or force from one set of units to a second set of units and then back to the first set of units. A quantization process is performed using data processed by average resolution digital devices. The process transfers both pressure/force scale and pressure/force set point data between separate processors to obtain computed values of pressure and force having acceptable accuracy, such that quantization errors are eliminated or significantly reduced.

REFERENCES:
patent: 5289500 (1994-02-01), Inou et al.
patent: 5623318 (1997-04-01), Lee
patent: 5769697 (1998-06-01), Nishio
patent: 5916012 (1999-06-01), Pant et al.
patent: 6139400 (2000-10-01), Sato et al.
patent: 6140953 (2000-10-01), Fukuyama
patent: 6422918 (2002-07-01), Avanzino et al.
patent: 2 162 977 (1986-12-01), None
F.S. Lai, “The Architecture and Analysis of a Hybrid Number System Processor”, 1992 IEEE, IBM Thomas J. Watson Research Ctr., Yorktown Heights, NY.
Samueli, H., “An Improved Search Algorithm for the Design of Multiplierless FIR Filters with Powers-of-Two Coefficients”, pp. 1044-1047, IEEE Transactions on Circuits and Systems, vol. 36, No. 7, Jul. 1989.
Avizienis, “Signed-Digit Number Representations for Fast Parallel Arithmetic”, pp. 389-400, IRE Transactions on Electronic Computers, Sep. 1961.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods with resolution enhancement feature for improving... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods with resolution enhancement feature for improving..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods with resolution enhancement feature for improving... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3501991

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.