Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-10-24
2006-10-24
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07127697
ABSTRACT:
Methods of utilizing partially defective PLDs, i.e., PLDs having localized defects. A partially defective PLD is tested for compatibility with a particular configuration bitstream. If the partially defective PLD is compatible with the bitstream (i.e., if the localized defect has no effect on the functionality of the design implemented by the bitstream), a product is made available that includes both the bitstream and the partially defective PLD. In some embodiments, the bitstream is stored in a memory device such as a programmable read-only memory (PROM). In some embodiments, the product is a chip set that includes the partially defective PLD and a separately-packaged PROM in which the bitstream has previously been stored. In some embodiments, the PROM is manufactured as part of the FPGA die.
REFERENCES:
patent: 3995261 (1976-11-01), Goldberg
patent: 4020469 (1977-04-01), Manning
patent: 4700187 (1987-10-01), Furtek
patent: 4899067 (1990-02-01), So et al.
patent: 5430734 (1995-07-01), Gilson
patent: 5459342 (1995-10-01), Nogami et al.
patent: 5485102 (1996-01-01), Cliff et al.
patent: 5498975 (1996-03-01), Cliff et al.
patent: 5592102 (1997-01-01), Lane et al.
patent: 5777887 (1998-07-01), Marple et al.
patent: 5889413 (1999-03-01), Bauer
patent: 5914616 (1999-06-01), Young et al.
patent: 6044025 (2000-03-01), Lawman
patent: 6075418 (2000-06-01), Kingsley et al.
patent: 6128214 (2000-10-01), Kuckes et al.
patent: 6166559 (2000-12-01), McClintock et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6215327 (2001-04-01), Lyke
patent: 6232845 (2001-05-01), Kingsley et al.
patent: 6256767 (2001-07-01), Kuckes et al.
patent: 6314019 (2001-11-01), Kuckes et al.
patent: 6344755 (2002-02-01), Reddy et al.
patent: 6356514 (2002-03-01), Wells et al.
patent: 6427156 (2002-07-01), Chapman et al.
patent: 6432740 (2002-08-01), Chen
patent: 6459095 (2002-10-01), Heath et al.
patent: 6651225 (2003-11-01), Lin et al.
U.S. Appl. No. 08/786,818, filed Jan. 27, 1997, Chapman et al.
U.S. Appl. No. 09/837,380, filed Apr. 17, 2001, Wells et al.
U.S. Appl. No. 09/924,365, filed Aug. 7, 2001, Ling et al.
U.S. Appl. No. 10/199,535, filed Jul. 18, 2002, Trimberger.
U.S. Appl. No. 10/104,324, filed Mar. 22, 2002, Wells et al.
John Emmert et al.; “Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration”; Annual IEEE Symposium on Field-Programmable Custom Computing Machines; Apr. 17, 2000; pp. 165-174.
John M. Emmert et al.; “Incremental Routing in FPGAs”; ASIC Conference 1998. Proceedings, Eleventh Annual IEEE International; Rochester, NY; Sep. 13-16, 1998; pp. 217-221.
Xilinx, Inc., Virtex-II 1.5V Field-Programmable Gate Arrays, Nov. 29, 2001, DS031-2 (v1.9), available from Xilinx, Inc. 2100 Logic Drive, San Jose, CA., 95124, pp. 1-39.
Michael J. S. Smith, “Application-Specific Integrated Circuits” 1997, Ch. 14, available from Addison Wesley Longman, Inc. 75 Arlington Street, Suite 300, Boston, MA 02116, pp. 711-804.
DeBaets Andrew J.
Patrie Robert D.
Wells Robert W.
Cartier Lois D.
Dinh Paul
Kanzaki Kim
Xilinx , Inc.
LandOfFree
Methods of utilizing programmable logic devices having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of utilizing programmable logic devices having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of utilizing programmable logic devices having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3685841