Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-01-30
2007-01-30
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10969745
ABSTRACT:
A method and computer program for screening defects in integrated circuit die includes steps of receiving as input measurements of quiescent current for each die in a sample lot of semiconductor die and generating a test matrix from the quiescent current measurements for each die in the sample lot. A de-mixing matrix is computed from independent component analysis that models passing die in the sample lot. A matrix of sources is generated as a product of the test matrix and the de-mixing matrix. The matrix of sources is normalized to zero mean and unit variance. A statistical limit of the passing die in the sample lot is selected from each of the sources in the normalized matrix of sources to determine a maximum and a minimum quiescent current limit for each of the sources. The maximum and the minimum quiescent current limit for each of the sources is generated as output.
REFERENCES:
patent: 5889409 (1999-03-01), Kalb, Jr.
patent: 5944847 (1999-08-01), Sanada
patent: 6013533 (2000-01-01), Sugasawara et al.
patent: 6043662 (2000-03-01), Alers et al.
patent: 6140832 (2000-10-01), Vu et al.
patent: 6175244 (2001-01-01), Gattiker et al.
patent: 6242934 (2001-06-01), Kalb, Jr.
patent: 6380753 (2002-04-01), Iino et al.
patent: 6623992 (2003-09-01), Haehn et al.
patent: 6697978 (2004-02-01), Bear et al.
patent: 6714032 (2004-03-01), Reynick
patent: 6807655 (2004-10-01), Rehani et al.
patent: 6939727 (2005-09-01), Allen, III et al.
patent: 6954705 (2005-10-01), Benware
patent: 7043389 (2006-05-01), Plusquellic
patent: 7069178 (2006-06-01), Cui et al.
Johnson et al., Models and Algorithms for Bounds on Leakage in CMOS Circuits, Jun. 1999, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18 No. 6 pp. 714-725.
Rajsuman R., Iddq Testing for CMOS VLSI, Apr. 2000, Proceedings of the IEEE, vol. 88 No. 4, pp. 544-566.
Sabade et al., Neighbor Current Ratio (NCR): A New Metric for Iddq Data Analysis, 2002, IEEE Computer Society, 9 pages.
Mao et al., QUIETEST: A Quiescent Current Testing Methodology for Detecting Leakage Faults, 1990, IEEE, pp. 280-283.
Benware Robert B.
Turakhia Ritesh P.
Dinh Paul
Doan Nghia M.
LSI Logic Corporation
Whitesell Eric James
LandOfFree
Methods of screening ASIC defects using independent... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of screening ASIC defects using independent..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of screening ASIC defects using independent... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3774198