Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-08-07
2007-08-07
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10787683
ABSTRACT:
Methods of providing error correction in configuration bitstreams for programmable logic devices (PLDs). While any error correction method can be used, in one embodiment a Hamming code is applied to instructions in the configuration bitstream, while a product code is applied to configuration data. Thus, the higher overhead required for a Hamming code applies to only a few words in the bitstream. The instructions are corrected on receipt of the word that includes the Hamming code, so the instructions are executed correctly even if a transmission error has occurred. However, configuration data can be stored in the configuration memory without correction. With a product code, the exact location of an erroneous bit is not known until the end of the transmission, when a parity word is received. At this time, the PLD can go back and correct erroneous bits in the configuration data prior to enabling the newly loaded design.
REFERENCES:
patent: 4336611 (1982-06-01), Bernhardt et al.
patent: 5457408 (1995-10-01), Leung
patent: 6366117 (2002-04-01), Pang et al.
patent: 6429682 (2002-08-01), Schultz et al.
patent: 6590929 (2003-07-01), Williams
patent: 6901502 (2005-05-01), Yano et al.
patent: 7073117 (2006-07-01), Ireland et al.
patent: 2002/0166091 (2002-11-01), Kidorf et al.
patent: 2003/0070134 (2003-04-01), Ivry
patent: 2003/0237038 (2003-12-01), Cole et al.
patent: 2004/0025105 (2004-02-01), Doubler et al.
patent: 2004/0034828 (2004-02-01), Hocevar
patent: 2004/0131058 (2004-07-01), Ghiasi
patent: 2004/0247238 (2004-12-01), Argon et al.
patent: 2005/0144584 (2005-06-01), Chen et al.
patent: 2006/0013118 (2006-01-01), Ishida et al.
patent: 2006/0013333 (2006-01-01), Chen
Xilinx, Inc.; “Virtex-II Platform FPGA Handbook”; published in Dec. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 33-75.
Xilinx, Inc.; XAPP151 (v1.6); Virtex Series Configuration Architecture User Guide:; Mar. 24, 2003; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-45.
U.S. Appl. No. 09/797,138, filed Feb. 28, 2001, Trimberger.
Cartier Lois D.
Dinh Paul
Memula Suresh
Xilinx , Inc.
LandOfFree
Methods of providing error correction in configuration... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of providing error correction in configuration..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of providing error correction in configuration... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3872374