Methods of optimizing timing of signals in an integrated...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

07844933

ABSTRACT:
A method of optimizing timing of signals within an integrated circuit design using proxy slack values propagates signals through the integrated circuit design to output timing signals. For early mode timing analysis, the method sets an early proxy slack value to zero if the late slack value is less than zero. Otherwise, if the late slack value is not less than zero, the method restricts the early proxy slack value to a maximum of the early slack value and the negative of the late slack value. To the contrary, for late mode timing analysis, the method sets a late proxy slack value to zero if the early slack value is less than zero. Otherwise, if the early proxy slack value is not less than zero, the method restricts the late proxy slack value to a maximum of the late slack value and the negative of the early slack value.

REFERENCES:
patent: 6615395 (2003-09-01), Hathaway et al.
patent: 7716612 (2010-05-01), Gupta et al.
patent: 2004/0230921 (2004-11-01), Hathaway et al.
patent: 2006/0010411 (2006-01-01), Curtin et al.
patent: 2007/0143722 (2007-06-01), Venkateswaran et al.
patent: 2007/0220469 (2007-09-01), Drumm et al.
patent: 2009/0013294 (2009-01-01), Visweswariah
patent: 2009/0083685 (2009-03-01), Gidon et al.
patent: 2009/0106709 (2009-04-01), Carney et al.
patent: 2009/0241078 (2009-09-01), Hemmett et al.
patent: 2009/0249270 (2009-10-01), Buck et al.
patent: 2009/0265674 (2009-10-01), Buck et al.
patent: 2009/0288051 (2009-11-01), Hemmett et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods of optimizing timing of signals in an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of optimizing timing of signals in an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of optimizing timing of signals in an integrated... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4183513

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.