Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1997-03-14
1999-08-17
Fourson, George R.
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
H01L 21762
Patent
active
059407166
ABSTRACT:
Methods of forming trench isolation regions include the steps of forming trenches in a semiconductor substrate using an etching mask having openings therein, and then patterning the mask to enlarge the openings. The trenches and the enlarged openings are then filled with an electrically insulating material and then the insulating material is planarized using a polishing technique (e.g., CMP) and/or a chemical etching technique, to define the final trench isolation regions. Here, at least a portion of the etching mask is also used as a planarization stop. Using these methods, trench isolation regions can be formed having reduced susceptibility to edge defects because the periphery of the trench at the face of the substrate is covered by the electrically insulating material. In particular, a preferred method of forming a trench isolation region includes the steps of forming a trench masking layer on a face of a semiconductor substrate and then patterning the masking layer to define at least a first opening therein which exposes a first portion of the face. The exposed first portion of the face of the substrate is then preferably etched to define a trench therein, using the trench masking layer as an etching mask. The trench masking layer is then repatterned to enlarge the size of the first opening. An electrically insulating region is then formed in the trench and in the enlarged first opening using a preferred deposition technique. Finally, the insulating region is planarized to be level with an upper surface of the trench masking layer, by using the trench masking layer as a planarization stop.
REFERENCES:
patent: 5521422 (1996-05-01), Mandelman et al.
patent: 5554256 (1996-09-01), Pruijmboom et al.
patent: 5578518 (1996-11-01), Koike et al.
patent: 5677233 (1997-10-01), Abiko
patent: 5712185 (1998-01-01), Tsai et al.
patent: 5834358 (1998-11-01), Pan et al.
patent: 5837612 (1998-11-01), Ajuria et al.
patent: 5863827 (1999-01-01), Joyner
Jin Joo-hyun
Shin Yun-Seung
Fourson George R.
Samsung Electronics Co,. Ltd.
LandOfFree
Methods of forming trench isolation regions using repatterned tr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming trench isolation regions using repatterned tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming trench isolation regions using repatterned tr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-325138