Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2006-02-07
2006-02-07
Booth, Richard A. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S593000
Reexamination Certificate
active
06995080
ABSTRACT:
The invention includes a method of forming a transistor gate. One or more conductive materials are formed over a semiconductor substrate, and a block is formed over the one or more conductive materials. The block comprises a photoresist mass and a material other than photoresist which is against the photoresist. A pattern is transferred from the block to the one or more conductive materials to pattern a transistor gate construction from the one or more conductive materials.
REFERENCES:
patent: 5688705 (1997-11-01), Bergemont
patent: 5858847 (1999-01-01), Zhou et al.
patent: 5866448 (1999-02-01), Pradeep et al.
patent: 6033952 (2000-03-01), Yasumura et al.
patent: 6124168 (2000-09-01), Ong
patent: 6627524 (2003-09-01), Scott
Wolf, S., “Silicon Processing for the VLSI Era”, vol. 1: Proccess Technology. 1986 Lattice Press, pp. 434-497.
Watanabe, H. et al., “Novel D.44 μm2Ti-Salicide STI Cell Technology for High-Density NOR Flash Memories and High Performance Embedded Application”, IEEE 1998, pp. 36.2.1-36.2.4.
Wolf, S., “Silicon Processing for the VLSI Era”, vol. 2, pp. 632-635.
Mitsubishi Electric Website: Reprinted from website http://www.mitsubishielectric.com/t and d/tech showcase/ts8.php on Mar. 29, 2001: “8. Production Line Application of a Fine Hole Pattern-Formation Technology for Semiconductors”, on Mar. 29, 2001, 4 pgs.
Cahners Semiconductor International Website: Reprinted from http://www.semiconductor.net/semiconductor/issues/1999/sep99/docs/feature1.asp on Mar. 29, 2001: “Resists Join the Sub-λ Revolution”, 9 pgs.
Cahners Semiconductor International Website: Reprinted from http://www.semiconductor.net/semiconductor/issues/1999/aug99/docs/lithography.asp on Mar. 29, 2001: “Paths to Smaller Features”, 1 pg.
Booth Richard A.
Wells St. John P.S.
LandOfFree
Methods of forming transistor gates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming transistor gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming transistor gates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3703602