Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-08-16
2011-10-11
Loke, Steven (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S638000, C438S639000, C438S667000
Reexamination Certificate
active
08034702
ABSTRACT:
A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.
REFERENCES:
patent: 4603023 (1986-07-01), Mack et al.
patent: 5425816 (1995-06-01), Cavicchi et al.
patent: 5858869 (1999-01-01), Chen et al.
patent: 5955200 (1999-09-01), Chang et al.
patent: 6121130 (2000-09-01), Chua et al.
patent: 6255737 (2001-07-01), Hashimoto
patent: 6475896 (2002-11-01), Hashimoto
patent: 6608389 (2003-08-01), Hashimoto
patent: 6730589 (2004-05-01), Hashimoto
patent: 6828174 (2004-12-01), Katagiri et al.
patent: 6828175 (2004-12-01), Wood et al.
patent: 7049686 (2006-05-01), Hashimoto
patent: 7129567 (2006-10-01), Kirby et al.
patent: 7470979 (2008-12-01), Hashimoto
patent: 2002/0182819 (2002-12-01), Schrems et al.
patent: 2003/0096449 (2003-05-01), Hashimoto
patent: 2003/0213981 (2003-11-01), Hashimoto
patent: 2004/0180486 (2004-09-01), Hashimoto
patent: 2005/0141168 (2005-06-01), Lee et al.
patent: 2006/0131705 (2006-06-01), Hashimoto
patent: 2006/0223301 (2006-10-01), Vanhaelemeersch et al.
patent: 2006/0228562 (2006-10-01), Ukawa et al.
patent: 2006/0289968 (2006-12-01), Sulfridge
patent: 2007/0032061 (2007-02-01), Farnworth et al.
patent: 2007/0045779 (2007-03-01), Hiatt
patent: 2007/0048994 (2007-03-01), Tuttle
patent: 2000323605 (2000-11-01), None
patent: 1999-0082267 (1998-06-01), None
patent: PCT/US2008/070141 (2010-02-01), None
S. V. Nhuyen,High-density plasma chemical vapor deposition of silicon-based dielectric films for integrated circuits, IBM Journal of Research and Development, vol. 43, Nos. 1/2, 36 pages (1999).
PCT/US2008/070141, Jan. 29, 2009, Written Opinion.
PCT/US2008/070141, Jan. 29, 2009, Search Report.
Perkins Andy
Pratt Dave
Loke Steven
Micro)n Technology, Inc.
Thomas Kimberly
Wells St. John P.S.
LandOfFree
Methods of forming through substrate interconnects does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming through substrate interconnects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming through substrate interconnects will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4281814