Fishing – trapping – and vermin destroying
Patent
1996-06-06
1997-12-02
Niebling, John
Fishing, trapping, and vermin destroying
437 41, 437 44, H01L 21265
Patent
active
056935463
ABSTRACT:
Methods of forming field effect transistors include the steps of forming a composite of layers including an amorphous silicon layer (a--Si), a silicon dioxide layer thereon and a silicon nitride layer on the silicon dioxide layer. A polycrystalline silicon conductive layer is then formed on the silicon nitride layer by depositing and patterning polycrystalline silicon. The polycrystalline silicon conductive layer is then oxidized using thermal oxidation techniques to form an oxide outerlayer. During this step, a portion of the polycrystalline silicon conductive layer will be consumed to define a gate electrode. Dopants of first conductivity type are then implanted into a top surface of the silicon nitride layer, using the oxide outerlayer and the gate electrode as a mask, to form relatively lightly doped preliminary source and drain regions in the amorphous silicon layer. The oxide outerlayer is then removed preferably using a buffered oxide etchant (BOE) solution which does not etch silicon nitride. Following this, dopants of first conductivity type are again implanted into the amorphous silicon layer, using the gate electrode as a mask. The second implantation step causes the formation of a field effect transistor having self-aligned source and drain regions, self-aligned lightly doped source and drain region extensions (LDS, LDD) and a channel region therebetween which has the same length as the gate electrode. By forming the channel region to have the same length as the gate electrode, improved device characteristics can be achieved.
REFERENCES:
patent: 4971922 (1990-11-01), Watabe et al.
patent: 5200351 (1993-04-01), Hadjizadeh-Amini
patent: 5238859 (1993-08-01), Kamijo et al.
patent: 5362661 (1994-11-01), Kim
patent: 5449635 (1995-09-01), Jun
patent: 5518940 (1996-05-01), Hodate et al.
patent: 5563440 (1996-10-01), Yamazaki et al.
Kim Jin-Hong
Lee Sang-won
Nam Byeong-yun
Lebentritt Michael S.
Niebling John
Samsung Electronics Co,. Ltd.
LandOfFree
Methods of forming thin film transistors having lightly-doped dr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming thin film transistors having lightly-doped dr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming thin film transistors having lightly-doped dr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-800754