Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1996-12-19
1999-09-14
Bowers, Charles
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
438163, H01L 2100, H01L 2184
Patent
active
059535962
ABSTRACT:
A method of forming film transistor includes, a) forming a thin film transistor layer of semiconductive material; b) providing a gate operatively adjacent the thin film transistor layer; c) forming at least one electrically conductive sidewall spacer over at least one lateral edge of the gate, the spacer being electrically continuous therewith; and d) providing a source region, a drain region, a drain offset region, and a channel region in the thin film transistor layer; the drain offset region being positioned operatively adjacent the one electrically conductive sidewall spacer and being gated thereby. The spacer is formed by anisotropically etching a spacer forming layer.
REFERENCES:
patent: 4714519 (1987-12-01), Pfiester
patent: 4868617 (1989-09-01), Chiao et al.
patent: 4945067 (1990-07-01), Huang
patent: 5091763 (1992-02-01), Sanchez
patent: 5124769 (1992-06-01), Tanaka et al.
patent: 5262655 (1993-11-01), Ashida
patent: 5290720 (1994-03-01), Chen
patent: 5358879 (1994-10-01), Brady et al.
patent: 5418392 (1995-05-01), Tanabe
patent: 5446304 (1995-08-01), Sameshima et al.
patent: 5475238 (1995-12-01), Hamada
patent: 5593909 (1997-01-01), Han et al.
patent: 5600153 (1997-02-01), Manning et al.
Batra, Shubneesh, "Development of Drain-Offset (DO) TFT Technology for High Density SRAMs", Extended Abstracts, ECS Meeting, Miami, FL, Oct. 1994, pp. 677-678.
Furuta, Hiroshi et al., "Hot-Carrier Induced ION/OFF Improvement of Offset PMOS TFT", NEC Corporation, Date Unknown, pp. 27-28.
Tanaka, Keiji et al., "Field-Induction-Drain (FID) Poly-Si TFT's with High On/Off Current Radio", Extended Abstracts of 22nd Conference on Solid State Devices and Materials, Sendai, 1990, pp. 1011-1014.
Hashimoto, T. et al., "Thin Film Effects of Double-Gate Polysilicon MOFSET", Extended Abstracts of the 22nd Conference on Solid State Devices and Materials, Sendai, 1990, pp. 393-396.
Hayden, J.D. et al., "A High-Performance Quadruple Well Quadruple Poly BiCMOS Process for Fast 16MB SRAMs", pp. 812-822, IEDM Proc. 1992.
T. Zhao et al., IEDM '93 Proc., P. 393 "A novel floating gate spacer polysilicon TFT", 1993.
Banerjee Sanjay
Batra Shubneesh
Jung Le-Tien
Manning Monte
Bowers Charles
Hawranek Scott J.
Micro)n Technology, Inc.
LandOfFree
Methods of forming thin film transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming thin film transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming thin film transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1519613