Methods of forming semiconductor switching devices having trench

Details Methods of forming semiconductor switching devices having trench Methods of forming semiconductor switching devices having trench

1998-01-14

2000-04-18

Limanek, Robert P.

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

Insulated gate formation

438270, 438524, 438548, 257330, H01L 2978

Patent

active

060514884

ABSTRACT:
Methods of forming semiconductor switching devices having trench-gate electrodes include the steps of implanting base region dopants of second conductivity type into a semiconductor substrate to define a preliminary base region therein. A step is then performed to form a trench having sidewalls which extend through the preliminary base region. A sacrificial insulating layer is then formed on the sidewalls of the trench while the implanted base region dopants are simultaneously diffused into the region of first conductivity type. The sacrificial insulating layer is then removed. Next, a gate electrode insulating layer is formed on the sidewalls and on a bottom of the trench. A gate electrode is then formed on the gate electrode insulating layer. Dopants of first conductivity type are then implanted into the semiconductor substrate to define a preliminary source region, which forms a P-N junction with the implanted base region dopants, and into the gate electrode to improve the conductivity thereof. Then a thermal oxide layer is formed on the semiconductor substrate, while the implanted dopants of second and first conductivity type are diffused into the semiconductor substrate. A BPSG layer may also be deposited and reflowed. These latter steps may be utilized to accurately define the depth of the source region and the length of the channel regions extending along the sidewalls of the trenches. Preferred electrical characteristics can therefore be achieved through careful and essentially independent control of the depth/profile of the base region and the depth/profile of the source region.

REFERENCES:
patent: 4380866 (1983-04-01), Countryman et al.
patent: 4827321 (1989-05-01), Baliga
patent: 4835586 (1989-05-01), Cogan et al.
patent: 5017998 (1991-05-01), Miura et al.
patent: 5021846 (1991-06-01), Ueno
patent: 5023196 (1991-06-01), Johnsen et al.
patent: 5032888 (1991-07-01), Seki
patent: 5164325 (1992-11-01), Cogan et al.
patent: 5168331 (1992-12-01), Yilmaz
patent: 5202750 (1993-04-01), Gough
patent: 5258095 (1993-11-01), Nagata et al.
patent: 5304821 (1994-04-01), Hagino
patent: 5357125 (1994-10-01), Kumagi
patent: 5399892 (1995-03-01), Neilson et al.
patent: 5424231 (1995-06-01), Yang
patent: 5434435 (1995-07-01), Baliga
patent: 5473176 (1995-12-01), Kakumoto
patent: 5474943 (1995-12-01), Hshieh et al.
patent: 5581110 (1996-12-01), Razouk et al.
patent: 5629543 (1997-05-01), Hshieh et al.
patent: 5665619 (1997-09-01), Kwan et al.
patent: 5689128 (1997-11-01), Hshieh et al.
patent: 5705835 (1998-01-01), Nishiura et al.
patent: 5763310 (1998-06-01), Gardner
patent: 5808340 (1998-09-01), Wollesen et al.
patent: 5821583 (1998-10-01), Hshieh et al.

Affiliated with

Also associated with

Rating

Methods of forming semiconductor switching devices having trench does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming semiconductor switching devices having trench, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming semiconductor switching devices having trench will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2335979