Methods of forming reduced electric field DMOS using...

Details Methods of forming reduced electric field DMOS using... Methods of forming reduced electric field DMOS using...

2005-07-25

2008-03-25

Jackson, Jerome (Department: 2815)

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Grooved and refilled with deposited dielectric material

C438S424000, C257S496000, C257S491000, C257SE21546

Reexamination Certificate

active

07348256

ABSTRACT:
A method of fabricating an electronic device and the resulting electronic device. The method includes forming a gate oxide on an uppermost side of a silicon-on-insulator substrate; forming a first polysilicon layer over the gate oxide; and forming a first silicon dioxide layer over the first polysilicon layer. A first silicon nitride layer is then formed over the first silicon dioxide layer followed by a second silicon dioxide layer. Shallow trenches are etched through all preceding dielectric layers and into the SOI substrate. The etched trenches are filled with another dielectric layer (e.g., silicon dioxide) and planarized. Each of the preceding dielectric layers are removed, leaving an uppermost sidewall area of the dielectric layer exposed for contact with a later-applied polysilicon gate area. Formation of the sidewall area assures a full-field oxide thickness thereby producing a device with a reduced-electric field and a reduced capacitance between gate and drift regions.

REFERENCES:
patent: 5851864 (1998-12-01), Ito et al.
patent: 2004/0038467 (2004-02-01), Darwish et al.
patent: 2005/0093047 (2005-05-01), Goda et al.
patent: 2005/0285219 (2005-12-01), Sakagami
patent: 2006/0008993 (2006-01-01), Song et al.
patent: 2006/0134845 (2006-06-01), Pham et al.

Affiliated with

Also associated with

Rating

Methods of forming reduced electric field DMOS using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming reduced electric field DMOS using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming reduced electric field DMOS using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3980373