Methods of forming integrated circuit capacitors using metal ref

Details Methods of forming integrated circuit capacitors using metal ref Methods of forming integrated circuit capacitors using metal ref

1997-11-13

1999-12-14

Tsai, Jey

Semiconductor device manufacturing: process

Having magnetic or ferroelectric component

438632, H01G 706

Patent

active

060016604

ABSTRACT:
Methods of forming integrated circuit capacitors include the steps of forming an electrically insulating layer on a face of a semiconductor substrate and then patterning the electrically insulating layer to define a contact hole therein. A barrier metal layer is then formed in at least a portion of the contact hole. A lower electrode metal layer is then formed on the barrier metal layer and then planarized by reflowing the lower electrode metal layer at a temperature greater than about 650.degree. C. in a nitrogen gas ambient, to define a lower capacitor electrode. A layer of material having a high dielectric constant is then formed on the lower capacitor electrode. An upper capacitor electrode is then formed on the dielectric layer, opposite the lower capacitor electrode. The dielectric layer may comprise Ba(Sr, Ti)O.sub.3, Pb(Zr, Ti)O.sub.3, Ta.sub.2 O.sub.5, SiO.sub.2, SiN.sub.3, SrTiO.sub.3, PZT, SrBi.sub.2 Ta.sub.2 O.sub.9, (Pb, La)(Zr, Ti)O.sub.3 and Bi.sub.4 Ti.sub.3 O.sub.12. According to one embodiment of the present invention, the step of patterning the electrically insulating layer comprises patterning the electrically insulating layer to define a contact hole therein that exposes the face of the semiconductor substrate. The step of forming a barrier metal layer also preferably comprises depositing a conformal barrier metal layer on sidewalls of the contact hole and on the exposed face of the substrate. The barrier metal layer may be selected from the group consisting of TiN, CoSi, TaSiN, TiSiN, TaSi, TiSi, Ta and TaN.

REFERENCES:
patent: 536920 (1895-11-01), Yamamichi et al.
patent: 4348263 (1982-09-01), Draper et al.
patent: 4466177 (1984-08-01), Chao
patent: 5019535 (1991-05-01), Wojnarowski et al.
patent: 5066615 (1991-11-01), Brady et al.
patent: 5074969 (1991-12-01), Brewer et al.
patent: 5122477 (1992-06-01), Wolters et al.
patent: 5173170 (1992-12-01), Brown et al.
patent: 5281549 (1994-01-01), Fazan et al.
patent: 5335138 (1994-08-01), Sandhu et al.
patent: 5372974 (1994-12-01), Doan et al.
patent: 5392189 (1995-02-01), Fazan et al.
patent: 5464786 (1995-11-01), Figura et al.
patent: 5478772 (1995-12-01), Fazan
patent: 5504041 (1996-04-01), Summerfelt
patent: 5563762 (1996-10-01), Leung et al.
patent: 5629236 (1997-05-01), Wada et al.
patent: 5686760 (1997-11-01), Miyakawa
patent: 5696015 (1997-12-01), Hwang
Hiromi Itoh et al., Integration of BST Thin Film for DRAM Fabrication, Integrated Ferroelectrics, 1995, vol. 11, pp. 101-109.

Affiliated with

Also associated with

Rating

Methods of forming integrated circuit capacitors using metal ref does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming integrated circuit capacitors using metal ref, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming integrated circuit capacitors using metal ref will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-862519