Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2000-12-12
2003-09-23
Chaudhuri, Olik (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S240000, C438S266000, C438S398000, C438S964000
Reexamination Certificate
active
06624069
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to methods of forming integrated circuits and circuits formed thereby, and more particularly to methods of forming integrated circuit capacitors and capacitors formed thereby.
BACKGROUND OF THE INVENTION
The demand for higher capacity semiconductor memory devices has resulted in improved techniques to form memory devices and structures therein at higher levels of integration. However, because higher levels of integration typically require memory devices having smaller unit cell size, the area occupied by a cell capacitor in a memory device, such as a DRAM device, may have to be reduced significantly. As will be understood by those skilled in the art, this reduction in cell capacitor area can degrade memory cell performance at low voltages and adversely impact soft-error rate (SER) caused by &agr;-particle radiation.
Conventional methods of increasing cell capacitor area include forming cell capacitor electrodes (e.g., storage electrodes) with hemispherical grain (HSG) silicon surface layers. For example, a conventional method of forming HSG silicon surface layers on cell capacitor electrodes is disclosed in U.S. Pat. No. 5,407,534 to Thakur. However, while capacitors having HSG surface layers therein (hereinafter “HSG capacitors”) have manifested enhanced capacitance in high density integrated circuits, HSG capacitors may lack stability and may incur performance degradation over the lifetime of an integrated circuit memory device. Studies have shown that the capacitance of a conventional HSG capacitor can vary greatly with respect to the polarity of a voltage applied across the capacitor's electrodes. In particular, when the voltage between the upper and lower electrodes of a HSG capacitor switches polarity from a positive value to a negative value and becomes reverse biased (during such operations as reading and writing operations), a significant drop in capacitance may be observed. For example,
FIG. 2
illustrates a capacitance response curve of a conventional HSG capacitor when a voltage is applied across its upper and lower electrodes. As shown, the maximum capacitance (Cmax) is obtained when the potential difference across the electrodes is positive. Yet, when the potential difference is driven to a negative value, the capacitance gradually drops. In fact, at a negative value of −1.5V, the capacitance is at a minimum (Cmin), reaching only about 55% of Cmax.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide improved methods of forming integrated circuit capacitors and capacitors formed thereby.
It is still another object of the present invention to provide integrated circuit capacitors having electrodes with increased surface area, and capacitors formed thereby.
It is yet another object of the present invention to provide methods of forming integrated circuit capacitors having uniform capacitance characteristics when reversed and forward biased, and capacitors formed thereby.
It is still another object of the present invention to provide methods of forming integrated circuits having capacitors therein with improved long-term reliability, and capacitors formed thereby.
These and other objects, advantages and features of the present invention are provided by methods which include the steps of forming a lower electrode of a capacitor by forming a conductive layer pattern (e.g., silicon layer) on a semiconductor substrate and then forming a hemispherical grain (HSG) silicon surface layer of first conductivity type on the conductive layer pattern. The inclusion of a HSG silicon surface layer on an outer surface of the conductive layer pattern increases the effective surface area of the lower electrode for a given lateral dimension. The HSG silicon surface layer is also preferably sufficiently doped with first conductivity type dopants (e.g., N-type) to minimize the size of any depletion layer which may be formed in the lower electrode when the capacitor is reverse biased and thereby improve the capacitor's characteristic Cmin/Cmax ratio. A diffusion barrier layer (e.g., silicon nitride) is also formed on the lower electrode and then a dielectric layer is formed on the diffusion barrier layer. The diffusion barrier layer is preferably made of a material of sufficient thickness to prevent reaction between the dielectric layer and the lower electrode and also prevent out-diffusion of dopants from the HSG silicon surface layer to the dielectric layer. The dielectric layer is also preferably formed of a material having high dielectric strength to increase capacitance.
According to a preferred aspect of the present invention, the step of forming a HSG silicon surface layer comprises seeding an upper surface of the conductive layer pattern with silicon seed crystals and then growing the seed crystals as single crystal grains. Steps are also performed to anneal the conductive layer pattern and then dope the HSG silicon surface layer with N-type dopants provided by a phosphine gas source. This doping step may be performed in a rapid thermal processing (RTP) apparatus and is preferably performed so that the HSG silicon surface layer has an N-type conductivity which exceeds the N-type of a portion of the conductive layer pattern extending adjacent the semiconductor substrate. This higher conductivity inhibits the formation of a depletion layer in the lower electrode when the capacitor is reverse biased. The diffusion barrier layer may also be doped in-situ with first conductivity type dopants to further prevent any reduction in the conductivity of the HSG silicon surface layer caused by out-diffusion of dopants to the dielectric layer. In addition, the diffusion barrier layer may be formed as a composite of a first silicon nitride layer formed by rapid thermal nitridation (RTN) and a second silicon nitride layer formed by chemical vapor deposition (CVD). The dielectric layer may also be formed of a high dielectric material such as tantalum oxide. In particular, the dielectric layer is preferably formed by forming multiple thin layers of tantalum oxide and then densifying each of the layers individually to improve the characteristics of the dielectric layer and underlying silicon nitride diffusion barrier layer.
REFERENCES:
patent: 4411708 (1983-10-01), Winham
patent: 4636833 (1987-01-01), Nishioka et al.
patent: 5102820 (1992-04-01), Chiba
patent: 5142438 (1992-08-01), Reinberg
patent: 5208479 (1993-05-01), Mathews et al.
patent: 5227651 (1993-07-01), Kim et al.
patent: 5234857 (1993-08-01), Kim et al.
patent: 5278091 (1994-01-01), Fazan et al.
patent: 5330614 (1994-07-01), Ahn
patent: 5352623 (1994-10-01), Kamiyama
patent: 5358888 (1994-10-01), Ahn et al.
patent: 5362632 (1994-11-01), Mathews
patent: 5385863 (1995-01-01), Tatsumi et al.
patent: 5407534 (1995-04-01), Thakur
patent: 5447878 (1995-09-01), Park et al.
patent: 5447881 (1995-09-01), Ryou
patent: 5452178 (1995-09-01), Emesh et al.
patent: 5459345 (1995-10-01), Okudaira et al.
patent: 5486488 (1996-01-01), Kamiyama
patent: 5492850 (1996-02-01), Ryou
patent: 5554557 (1996-09-01), Koh
patent: 5597754 (1997-01-01), Lou et al.
patent: 5608247 (1997-03-01), Brown
patent: 5612558 (1997-03-01), Harshfield
patent: 5618747 (1997-04-01), Lou
patent: 5622889 (1997-04-01), Yoo et al.
patent: 5623243 (1997-04-01), Watanabe et al.
patent: 5629223 (1997-05-01), Thakur
patent: 5634974 (1997-06-01), Weimer et al.
patent: 5639685 (1997-06-01), Zahurak et al.
patent: 5656531 (1997-08-01), Thakur et al.
patent: 5658381 (1997-08-01), Thakur et al.
patent: 5663085 (1997-09-01), Tanigawa
patent: 5663090 (1997-09-01), Dennison et al.
patent: 5691228 (1997-11-01), Ping et al.
patent: 5696014 (1997-12-01), Figura
patent: 5721153 (1998-02-01), Kim et al.
patent: 5721171 (1998-02-01), Ping et al.
patent: 5726085 (1998-03-01), Crenshaw et al.
patent: 5741734 (1998-04-01), Lee
patent: 5753559 (1998-05-01), Yew et al.
patent: 5759262 (1998-06-01), Weimer et al.
patent: 5759894 (1998-06-01), Tseng et al.
patent: 5763306 (1998-06-01), Tsai
patent: 57982
Choi Jin-Seok
Jin You-Chan
Kim Kyung-Hoon
Kim Young-Dae
Kim Young-Min
Chaudhuri Olik
Myers Bigel & Sibley & Sajovec
Nguyen Khiem
LandOfFree
Methods of forming integrated circuit capacitors having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming integrated circuit capacitors having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming integrated circuit capacitors having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3060201