Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Patent
1997-12-11
1999-12-21
Fahmy, Wael
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
257309, H01L 2120
Patent
active
060048581
ABSTRACT:
A method of forming a capacitor structure includes the steps of forming a conductive layer on a microelectronic substrate, and forming a first hemispherical grained silicon layer on the conductive layer opposite the substrate. A protective layer is formed on the hemispherical grained silicon layer. The protective layer, the first hemispherical grained silicon layer, and the conductive layer are then patterned so that portions of the microelectronic substrate are exposed adjacent the patterned conductive layer. A second hemispherical grained silicon layer is formed on the surface of the protective layer opposite the first hemispherical grained silicon layer, on sidewalls of the patterned conductive layer, and on the exposed portions of the microelectronic substrate. Portions of the second hemispherical grained silicon layer are removed from the exposed portions of the microelectronic substrate, and the patterned protective layer is then removed.
REFERENCES:
patent: 5234862 (1993-08-01), Aketagawa et al.
patent: 5366917 (1994-11-01), Watanabe et al.
patent: 5372962 (1994-12-01), Hirota et al.
patent: 5385863 (1995-01-01), Tatsumi et al.
patent: 5394012 (1995-02-01), Kimura
patent: 5405801 (1995-04-01), Han et al.
patent: 5447878 (1995-09-01), Park et al.
patent: 5464791 (1995-11-01), Hirota
patent: 5543347 (1996-08-01), Kawano et al.
patent: 5554557 (1996-09-01), Koh
patent: 5567637 (1996-10-01), Hirota
patent: 5586488 (1996-01-01), Kamiyama
patent: 5590051 (1996-12-01), Yokozawa
patent: 5595937 (1997-01-01), Mikagi
patent: 5616511 (1997-04-01), Hirota
patent: 5622889 (1997-04-01), Yoo et al.
patent: 5623243 (1997-04-01), Watanabe et al.
patent: 5763286 (1998-06-01), Figura et al.
patent: 5798280 (1998-08-01), Matthews et al.
H. Watanabe et al., An Advanced Fabrication Technology of Hemispherical Grained (HSG) Poly-Si for High Capacitance Storage Electrodes, Extended Abstracts of the 1991 International Conference on Solid State Devices and Materials, Yokohama, 1991, pp. 478-480.
H. Watanabe et al., Hemispherical Grained Silicon (HSG-Si) Formation On In-Situ Phosphorous Doped Amorphous-Si Using The Seeding Method, Extended Abstracts of the 1992 International Conference on Solid State Devices and Materials, Tsukuba, 1992, pp. 422-424.
H. Watanabe et al., A New Cylindrical Capacitor Using Hemispherical Grained Si (HSG-Si) for 256Mb DRAMs, 1992 IEEE, IEDM, 10.1.1-10.1.4, pp. 259-262.
Sakao, M., A Capacitor-Over-Bit-Line (COB) Cell With a Hemispherical-Grain Storage Node for 64Mb DRAMs, IEDM 90-655, IEEE, pp. 27.3.1.-27.3.4 (1990).
Kim Young-sun
Park Young-wook
Shim Se-jin
Yoo Cha-young
Coleman William David
Fahmy Wael
Samsung Electronics Co,. Ltd.
LandOfFree
Methods of forming hemispherical grained silicon (HSG-Si) capaci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming hemispherical grained silicon (HSG-Si) capaci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming hemispherical grained silicon (HSG-Si) capaci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-504501