Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-07-08
2000-11-07
Chaudhuri, Olik
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257306, 257296, H01L 27108, H01L 2976, H01L 2994, H01L 31119
Patent
active
061440566
ABSTRACT:
Methods of forming conductive lines and insulative spacers thereover are described. In accordance with one aspect of the invention, a substrate is provided having a first area and a second area relative to which conductive lines are to be formed. A layer of conductive material is formed over the first and second substrate areas and a layer of insulative material is formed over the conductive material. In a preferred implementation, insulative material is removed from the second area and conductive lines are subsequently patterned and etched in both the first and second areas. In another preferred implementation, conductive lines are first patterned and etched with insulative material in the second area being subsequently removed. The patterned and etched conducted lines have respective sidewalls. Subsequently, a layer of insulative material is formed over the substrate, the conductive lines, and the respective sidewalls thereof, and in at least one common etching step, the insulative material is etched to a degree sufficient to form sidewall spacers over the respective sidewalls. In accordance with one aspect, the one common etching step comprises an anisotropic etching step. In accordance with another aspect, the one common etching step comprises at least one facet etching step.
REFERENCES:
patent: 4931411 (1990-06-01), Tigelaar et al.
patent: 5005066 (1991-04-01), Chen
patent: 5034798 (1991-07-01), Ohsima
patent: 5126290 (1992-06-01), Lowrey et al.
patent: 5164806 (1992-11-01), Nagamoto et al.
patent: 5175120 (1992-12-01), Lee
patent: 5289422 (1994-02-01), Mametani
patent: 5292681 (1994-03-01), Lee et al.
patent: 5329482 (1994-07-01), Nakajima et al.
patent: 5346585 (1994-09-01), Doan et al.
patent: 5356834 (1994-10-01), Sugimoto et al.
patent: 5439846 (1995-08-01), Nguyen et al.
patent: 5668035 (1997-09-01), Fang et al.
patent: 5733809 (1998-03-01), Dennison et al.
patent: 5739068 (1998-04-01), Jost et al.
patent: 5759889 (1998-06-01), Sakao
patent: 5763954 (1998-06-01), Hyakutake
patent: 5780882 (1998-07-01), Sugiura et al.
patent: 5792684 (1998-08-01), Lee et al.
patent: 5821600 (1998-10-01), Chan
patent: 5898006 (1999-04-01), Kudoh
Cao Phat Y.
Chaudhuri Olik
Micro)n Technology, Inc.
LandOfFree
Methods of forming conductive lines, methods of forming insulati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming conductive lines, methods of forming insulati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming conductive lines, methods of forming insulati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1643803