Methods of forming coaxial integrated circuitry interconnect lin

Details Methods of forming coaxial integrated circuitry interconnect lin Methods of forming coaxial integrated circuitry interconnect lin

1997-08-22

2000-11-07

Chaudhuri, Olik

Semiconductor device manufacturing: process

Making passive device

Trench capacitor

438542, 438667, 438668, H01L 2120

Patent

active

06143616&

ABSTRACT:
Methods of forming integrated circuitry lines such as coaxial integrated circuitry interconnect lines, and related integrated circuitry are described. An inner conductive coaxial line component is formed which extends through a substrate. An outer conductive coaxial line component and coaxial dielectric material are formed, with the coaxial dielectric material being formed operably proximate and between the inner and outer conductive coaxial line components. In a preferred implementation, the substrate includes front and back surfaces, and a hole is formed which extends through the substrate and between the front and back surfaces. In one implementation, the outer conductive coaxial line component constitutes doped semiconductive material. In another implementation, such constitutes a layer of metal-comprising material. A layer of dielectric material is formed over and radially inwardly of the outer line component. Conductive material is then formed over and radially inwardly of the dielectric material layer. The latter conductive material constitutes an inner conductive coaxial line component. In a preferred implementation, the inner conductive coaxial line component is formed by forming a first material within the hole. A second conductive material is formed over the first material. Subsequently, the substrate is exposed to conditions which are effective to cause the second material to replace the first material.

REFERENCES:
patent: 3982268 (1976-09-01), Anthony et al.
patent: 4394712 (1983-07-01), Anthony
patent: 4419150 (1983-12-01), Soclof
patent: 4440973 (1984-04-01), Hawkins
patent: 4595428 (1986-06-01), Anthony et al.
patent: 4610077 (1986-09-01), Minahan et al.
patent: 4776087 (1988-10-01), Cronin et al.
patent: 4870470 (1989-09-01), Bass, Jr. et al.
patent: 4933743 (1990-06-01), Thomas et al.
patent: 4939568 (1990-07-01), Kato et al.
patent: 4977439 (1990-12-01), Esquivel et al.
patent: 5148260 (1992-09-01), Inoue et al.
patent: 5166097 (1992-11-01), Tanielian
patent: 5312765 (1994-05-01), Kanber
patent: 5317197 (1994-05-01), Roberts
patent: 5424245 (1995-06-01), Gurtler et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5482873 (1996-01-01), Yang
patent: 5539256 (1996-07-01), Mikagi
patent: 5587119 (1996-12-01), White
patent: 5596230 (1997-01-01), Hong
patent: 5599744 (1997-02-01), Koh et al.
patent: 5608237 (1997-03-01), Aizawa et al.
patent: 5614743 (1997-03-01), Mochizuki
patent: 5618752 (1997-04-01), Gaul
patent: 5640049 (1997-06-01), Rostoker et al.
patent: 5646067 (1997-07-01), Gaul
patent: 5661344 (1997-08-01), Havemann et al.
patent: 5682062 (1997-10-01), Gaul
patent: 5698867 (1997-12-01), Bauer et al.
patent: 5699291 (1997-12-01), Tsunemine
patent: 5717247 (1998-02-01), Koh et al.
patent: 5750436 (1998-05-01), Yamaga et al.
patent: 5753529 (1998-05-01), Chang et al.
patent: 5767001 (1998-06-01), Bertagnolli et al.
patent: 5807783 (1998-08-01), Gaul et al.
patent: 5811868 (1998-09-01), Bertin et al.
patent: 5817572 (1998-10-01), Chiang et al.
patent: 5827775 (1998-10-01), Miles et al.
patent: 5841197 (1998-11-01), Adamic, Jr.
patent: 5852320 (1998-12-01), Ichihashi
patent: 5858877 (1999-01-01), Dennison et al.
patent: 5869893 (1999-02-01), Koseki et al.
patent: 5930625 (1999-07-01), Lin et al.
patent: 5990562 (1999-11-01), Vallett
patent: 6001538 (1999-12-01), Chen et al.
V. Lehmann, "The Physics of Macropore Formation in Low Doped N-Type Silicon", J. Electrochem. Soc., vol. 140, No. 10, pp. 2836-2843, Oct. 1993.
H. Horie et al., "Novel High Aspect Ratio Plug for Logic/DRAM LSIs Using Polysilicon-Aluminum Substitute (PAS)", Technical Digest of International Electron Devices Meeting, pp. 946-948, Dec. 1996.
V. Lehmann, "The Physics of Macropore Formation in Low Doped N-Type Silicon," J. Electrochem. Soc., vol. 140, No. 10, Oct. 1993, pp. 2836-2843.
K.P. Muller et al., "Trench Storage Node Technology for Gigabit DRAM Generation," Technical Digest of International Electron Devices Meeting, Dec. 8-11, 1996, pp. 507-510.
H. Horie et al., "Novel High Aspect Ratio Plug for Logic/DRAM LSIs Using Polysilicon-Aluminum Substitute (PAS)," Technical Digest of International Electron Devices Meeting, Dec. 8-11, 1996, pp. 946-948.
U.S. application No. 08/917,443, Ahn, filed Aug. 22, 1997.
Sekine, M., et al., "A New High-Density Plasma Etching System Using a Dipole-Ring Magnet", Jpn. J. Phys., Nov. 1995, Pt. I, No. 11, pp. 6274-6278.
VLSI Multilevel Micro-Coaxial Interconnects for High Speed Devices, M.E. Thomas, I.A. Saadat & S. Sekigahama, IEEE 1990, pp. 90-55--90-58.
Selective Chemical Vapor Deposition of Tungsten Using Silane and Polysilane Reductions, T. Ohba, T. Suzuki, T. Hara, Y. Furumura, & K. Wada, 1989 Materials Research Society, 9 pgs.
High Rate Low-Temperature Selective Tungsten, R.F. Foster, S. Tseng, L. Lane & K.Y. Ahn, 1988 Materials Research Society, 4 pgs.
Evaluation on Selective Deposition of CVD W Films by Measurement of Surface Temperature, T. Ohba, Y. Ohayama, S. Inoue, & M. Maeda, 1987 Materials Research Society, 8 pgs.
U.S. application No. 08/917,003, Ahn, filed Aug. 27, 1997.
U.S. application No. 09/095,774, Ahn, filed Jun. 10, 1998.
U.S. application No. 09/118,346, Geusic et al., filed Jul. 17, 1998.
Low and High Dielectric Constant Thin Films for Integrated Circuit Applications, R.J. Gutmann, et al., 10/3-5/96, 6 pgs.

Affiliated with

Also associated with

Rating

Methods of forming coaxial integrated circuitry interconnect lin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming coaxial integrated circuitry interconnect lin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming coaxial integrated circuitry interconnect lin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1640056