Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2007-11-27
2007-11-27
Tran, Long K. (Department: 2818)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S637000, C438S640000, C257SE21585, C257SE23011
Reexamination Certificate
active
11264550
ABSTRACT:
Manufacturing costs may be reduced and yield may be improved when metal wiring in a semiconductor device is fabricated by a disclosed method including: sequentially forming an etch stop layer, an intermetal insulation layer, an anti-reflection coating layer, and a mask pattern on a semiconductor substrate formed with a lower structure; etching the anti-reflection coating layer using the mask pattern; forming a trench by removing the intermetal insulation layer to a predetermined depth by performing wet etching using the mask pattern; forming a via hole by removing the remaining intermetal insulation layer and the etch stop layer by dry etching them using the mask pattern; and removing the mask pattern.
REFERENCES:
patent: 6444588 (2002-09-01), Holscher et al.
patent: 6503829 (2003-01-01), Kim et al.
patent: 2002/0027254 (2002-03-01), Kwean
patent: 2005/0073053 (2005-04-01), Park
Dongbu Electronics Co. Ltd.
Fortney Andrew D.
Tran Long K.
LandOfFree
Methods of fabricating metal wiring in semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of fabricating metal wiring in semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating metal wiring in semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3814303