Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2005-10-18
2005-10-18
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S675000
Reexamination Certificate
active
06955972
ABSTRACT:
Methods of fabricating integrated circuit devices include forming a trench in a face of an integrated circuit substrate. The trench has a trench sidewall and a trench floor. The method further including forming a first insulating layer on the trench sidewall that exposes at least part of the trench floor and forming a conductive plug in the trench on the trench floor. The conductive plug is electrically connected to the substrate at the trench floor through the trench sidewall that exposes the at least part of the trench floor. The conductive plug also has a plug top opposite the trench floor that is recessed beneath the face of the substrate. The method further includes forming a second insulating layer on the plug top.
REFERENCES:
patent: 5466628 (1995-11-01), Lee et al.
patent: 5877067 (1999-03-01), Kimura et al.
patent: 5885883 (1999-03-01), Park et al.
patent: 5937297 (1999-08-01), Peidous
patent: 5940716 (1999-08-01), Jin et al.
patent: 5970356 (1999-10-01), Jeon
patent: 6001696 (1999-12-01), Kim et al.
patent: 6037237 (2000-03-01), Park et al.
patent: 6071792 (2000-06-01), Kim et al.
patent: 6133116 (2000-10-01), Kim et al.
patent: 6169002 (2001-01-01), Hong
patent: 6187651 (2001-02-01), Oh
patent: 6218273 (2001-04-01), Kang
patent: 6218725 (2001-04-01), Jeon
patent: 6251746 (2001-06-01), Hong et al.
patent: 6277709 (2001-08-01), Wang et al.
patent: 6452246 (2002-09-01), Komori
patent: 6486039 (2002-11-01), Yoo et al.
Lee Jae-Kyu
Lee Sang-Hyeon
Lee Calvin
Myers Bigel & Sibley & Sajovec
Nelms David
Samsung Electronics Co,. Ltd.
LandOfFree
Methods of fabricating integrated circuit devices having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of fabricating integrated circuit devices having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating integrated circuit devices having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3477988