Methods of designing and fabricating intergrated circuits which

Details Methods of designing and fabricating intergrated circuits which Methods of designing and fabricating intergrated circuits which

1998-03-31

2000-02-22

Teska, Kevin J.

Data processing: generic control systems or specific application

Specific application, apparatus or process

Article handling

700123, G06F 1750

Patent

active

060289864

ABSTRACT:
High speed integrated circuits are designed and fabricated by taking into account the capacitive loading on the integrated circuit by the integrated circuit potting material. Line drivers may be sized to drive conductive lines as capacitively loaded by the potting material. Repeaters may be provided along long lines, to drive the lines as capacitively loaded by the potting material. Intelligent drivers may sense the load due to the potting material and drive the lines as capacitively loaded by the potting material. The thickness of the passivating layer on the outer conductive lines may also be increased so as to prevent the potting material from extending between the conductive lines. High speed potted integrated circuits may thereby be provided.

REFERENCES:
patent: 3838442 (1974-09-01), Humphreys
patent: 4884122 (1989-11-01), Eichelberger et al.
patent: 5236871 (1993-08-01), Fossum et al.
patent: 5379231 (1995-01-01), Pillage et al.
patent: 5410491 (1995-04-01), Minami
patent: 5500804 (1996-03-01), Honsinger et al.
patent: 5610833 (1997-03-01), Chang et al.
patent: 5694344 (1997-12-01), Yip et al.
patent: 5761080 (1998-06-01), DeCamp et al.
patent: 5796986 (1998-08-01), Fuller
patent: 5808366 (1998-09-01), Song
Nguyen et al., Effects of Die Coatings, Mold Compounds, and Test Conditions on Temperature Cycling Failures, IEEE Transactions on Components, Packaging, and Manufacturing Technology-Part A, vol. 18, No. 1, Mar. 1995, pp. 15-22.
Spitsbergen ("Reliability of electronic devices containing epoxy resins", Electro/95 International Electronics Conference and Exposition, Jun. 21, 1995, pp. 422-433).
Nguyen et al. ("Effects of Die Coatings, Mold Compounds, and Test Conditions on Temperature Cycling Failures", IEEE Transactions on Components, Packaging, and Manufacturing Technology--Part A, vol. 18, No. 1, Mar. 1995, pp. 15-22).
Chen et al. ("Effect of material interactions during thermal shock testing on IC packaging reliability", IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. 16, No. 8, Dec. 1993, pp. 932-939).
Chien et al. ("Low stress polymer die attach adhesive for plastic packages", 44th IEEE Proceedings of Electronic Components and Technology Conference, May 1, 1994; pp. 580-584).
Takeuchi et al. ("Effect of combination between various polyimide coating materials and molding compounds on the reliability of integrated circuits (ICs)", IEEE 40th Proceedings of Electronic Components and Technology Conference, vol. 1, May 20, 1990, page.
Takeuchi et al. ("A technology for high density mounting utilizing polymeric multilayer substrate", IEEE Proceedings of Electronic Manufacturing Technology Symposium, Japan IEMT Symposium, Sixth IEEE/CHMT International, Apr. 26, 1989, pp. 136-140).

Affiliated with

Also associated with

Rating

Methods of designing and fabricating intergrated circuits which does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of designing and fabricating intergrated circuits which , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of designing and fabricating intergrated circuits which will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-527286