Methods of applying read voltages in NAND flash memory arrays

Static information storage and retrieval – Floating gate – Particular connection

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S189011, C365S185010

Reexamination Certificate

active

07457160

ABSTRACT:
Provided is a method of improving the read disturb characteristics of a flash memory array. According to the method, in a flash memory array having at least one cell string in which a string selection transistor, a plurality of memory cells, and a ground selection transistor are connected in series, first read voltage is applied to a string selection line connected to a gate of the string selection transistor and a ground selection line connected to a gate of the ground selection transistor. Ground voltage is applied to a word line of a memory cell selected from among the memory cells. Second read voltage is applied to word lines of memory cells, from among the memory cells that are not selected, which are adjacent to the string selection transistor and the ground selection transistor. Then, the first read voltage is applied to the other memory cells that are not selected. The second read voltage is lower than the first read voltage.

REFERENCES:
patent: 3737833 (1973-06-01), Jerominek
patent: 4072390 (1978-02-01), Fox
patent: 5299956 (1994-04-01), Brownell et al.
patent: 5299956 (1995-10-01), Brownell et al.
patent: 6292406 (2001-09-01), Le et al.
patent: 2006/0139997 (2006-06-01), Park et al.
patent: 100161410 (1998-08-01), None
patent: 1020020094502 (2002-12-01), None
patent: 1020060074179 (2006-07-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods of applying read voltages in NAND flash memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of applying read voltages in NAND flash memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of applying read voltages in NAND flash memory arrays will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4032858

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.