Methods of and apparatus for efficient buffer cache utilization

Details Methods of and apparatus for efficient buffer cache utilization Methods of and apparatus for efficient buffer cache utilization

2007-04-24

2007-04-24

McLean, Kimberly N (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

C711S118000, C711S154000, C711S119000, C710S056000

Reexamination Certificate

active

10825717

ABSTRACT:
Efficient buffer cache utilization frees a data buffer as soon as data buffer processing is completed, and without losing association of the freed data buffer and a descriptor buffer. Separate free buffer link lists identify the freed data buffer and any freed descriptor buffer. The data buffer is rapidly processed then freed generally before completion of processing of the descriptor buffer, freeing the processed associated data buffer before the associated descriptor buffer is freed. The association of the processed free data buffer and the descriptor buffer may be ended to enable the more frequent use of the large capacity data buffer for other update requests.

REFERENCES:
patent: 6970921 (2005-11-01), Wang et al.

Affiliated with

Also associated with

Rating

Methods of and apparatus for efficient buffer cache utilization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of and apparatus for efficient buffer cache utilization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of and apparatus for efficient buffer cache utilization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3764362