Methods for producing mappings of logic suitable for FPGA...

Details Methods for producing mappings of logic suitable for FPGA... Methods for producing mappings of logic suitable for FPGA...

2005-03-03

2008-07-29

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07406668

ABSTRACT:
Implementation of a logic design in either an FPGA or a structured ASIC is facilitated by designing either type of implementation so that it takes into account the possible need to migrate the design to the other type of implementation. Portions of the design that are being considered for one type of implementation (e.g., FPGA implementation) are assessed for suitability and/or desirability based not only on their suitability/desirability in that one type of implementation, but also based on their suitability/desirability in the other type of implementation (e.g., structured ASIC implementation).

REFERENCES:
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5874834 (1999-02-01), New
patent: 6091262 (2000-07-01), New
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6242945 (2001-06-01), New
patent: 6490707 (2002-12-01), Baxter
patent: 6515509 (2003-02-01), Baxter
patent: 6526563 (2003-02-01), Baxter
patent: 2004/0111691 (2004-06-01), Tan et al.
patent: 2004/0261052 (2004-12-01), Perry et al.
patent: 2006/0139054 (2006-06-01), Madurawe
patent: 2007/0035329 (2007-02-01), Madurawe
“Lcell Wysiwyg Description for the Stratix II Family”, Version 1.1, Altera Corporation, Mar. 22, 2004.

Affiliated with

Also associated with

Rating

Methods for producing mappings of logic suitable for FPGA... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for producing mappings of logic suitable for FPGA..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for producing mappings of logic suitable for FPGA... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3973368