Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-24
2007-04-24
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10884612
ABSTRACT:
Methods and apparatus for designing and producing programmable logic devices are provided. A logic design system may be used to analyze various implementations of a desired logic design for a programmable logic device integrated circuit. The logic design system may be used to produce configuration data for the programmable logic device in accordance with an optimized implementation. A logic circuit for a programmable logic device can be analyzed by taking into account the effects of hotspots, power supply voltage drops, and signal congestion on device performance. By modeling the performance of transistors and other components using position-dependent and signal-dependent variables such as temperature, voltage, and capacitance, the effects of congestion on device performance can be characterized and an optimum implementation of the logic design in a programmable logic device can be obtained.
REFERENCES:
patent: 6002991 (1999-12-01), Conn, Jr.
patent: 6184702 (2001-02-01), Takahashi et al.
patent: 6363516 (2002-03-01), Cano et al.
patent: 6670825 (2003-12-01), Lane et al.
patent: 6933869 (2005-08-01), Starr et al.
“Synopsys Products: Galaxy Power”, pp. 1-2 (Jul. 1, 2004), Data sheet of Synopsys corporation from Internet at http://www.synopsys.com/products/solutions/galaxy.power.html.
“Synopsys Products: Astro-Xtalk Data Sheet”, pp. 1-3 (Jul. 1, 2004), Data sheet of Synopsys corporation from Internet at http://www.synopsys.com/products/solutions/avmrg/astro—xtalk—ds.html.
“Signalstorm NDC Datasheet” pp. 1-3 (May 2004), Data sheet of Cadence corporation.
“Metalink: CeltIC Crosstalk Analyzer detected elusive signal integrity problems prior to tapeout”, pp. 1-2 (Jul. 1, 2004) Data sheet of Cadence corporation from http://www.cadence.com/company/success—stories/metalink1—ss.aspx.
Liu Yow-Juang (Bill)
Rahim Irfan
Altera Corporation
Lin Sun James
Treyz G. Victor
LandOfFree
Methods for optimizing programmable logic device performance... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for optimizing programmable logic device performance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for optimizing programmable logic device performance... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3730521