Methods for modeling latch transparency

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000

Reexamination Certificate

active

07080335

ABSTRACT:
In a first aspect, a method is provided that includes the steps of (1) receiving a circuit design having a plurality of latches; and (2) allowing one or more latches of the circuit design to be locally treated as exhibiting latch transparency during modeling of the timing behavior of the circuit design. Numerous other aspects are provided.

REFERENCES:
patent: 5355321 (1994-10-01), Grodstein et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods for modeling latch transparency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for modeling latch transparency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for modeling latch transparency will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3592207

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.