Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-07-18
2006-07-18
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07080335
ABSTRACT:
In a first aspect, a method is provided that includes the steps of (1) receiving a circuit design having a plurality of latches; and (2) allowing one or more latches of the circuit design to be locally treated as exhibiting latch transparency during modeling of the timing behavior of the circuit design. Numerous other aspects are provided.
REFERENCES:
patent: 5355321 (1994-10-01), Grodstein et al.
Behnen Erwin
Soreff Jeffrey P.
Warnock James D.
Wendel Dieter
Dinh Paul
Dugan & Dugan
International Business Machines - Corporation
LandOfFree
Methods for modeling latch transparency does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for modeling latch transparency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for modeling latch transparency will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592207