Methods for maximizing routability in a programmable interconnec

Details Methods for maximizing routability in a programmable interconnec Methods for maximizing routability in a programmable interconnec

1997-03-21

1997-11-18

Teska, Kevin J.

Communications: electrical

Land vehicle alarms or indicators

Internal alarm or indicator responsive to a condition of the...

34082579, 307115, H04Q 304

Patent

active

056896867

ABSTRACT:
Methods for designing a programmable interconnect matrix having reduced connectivity to achieve maximum routability for the reduced connectivity. An array of multiplexors, each having a multiplexor width w.sub.mux that is less than number of input conductors for the programmable matrix, are coupled to the input conductors of the programmable interconnect matrix such that the number of input signals shared between any two multiplexors is less than the multiplexor width w.sub.mux and such that each input signal has approximately the same number of chances to route. To better ensure the successful routing of input signals by a programmable interconnect matrix designed according to the present methods, improved routing methods are also described. According to a first embodiment, routing is accomplished by swapping successfully routed input signals with a blocked input signal and determining whether the input signal that has been swapped out may be routed through available multiplexors. According to a second embodiment, a predictive swapping technique is used whereby successfully routed signals qualified to provide a blocked signal with a route are first checked to determine whether a successful routing will be provided before swapping in the blocked output signal.

REFERENCES:
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4989022 (1991-01-01), Hwang et al.
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5175539 (1992-12-01), Richter
patent: 5229990 (1993-07-01), Teraslinna
patent: 5341044 (1994-08-01), Ahanin et al.
patent: 5367518 (1994-11-01), Newman
patent: 5371495 (1994-12-01), Sturges et al.
patent: 5426674 (1995-06-01), Nemirovsky et al.
patent: 5436514 (1995-07-01), Agrawal et al.
patent: 5436576 (1995-07-01), Hibdon et al.
"United States Patent Application No. 08/705,990, filed Aug. 30, 1996, a continuation of Application No. 08/283,650, filed Aug. 1, 1997, entitled Methods for Maximizing Routability in a Programmable Interconnect Matrix Having Less Than Full Connectability".

Affiliated with

Also associated with

Rating

Methods for maximizing routability in a programmable interconnec does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for maximizing routability in a programmable interconnec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for maximizing routability in a programmable interconnec will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1573446