Plastic and nonmetallic article shaping or treating: processes – Stereolithographic shaping from liquid precursor
Reexamination Certificate
2005-09-06
2005-09-06
Tentoni, Leo B. (Department: 1732)
Plastic and nonmetallic article shaping or treating: processes
Stereolithographic shaping from liquid precursor
C264S132000, C264S236000, C264S272170, C264S340000
Reexamination Certificate
active
06939501
ABSTRACT:
A stereolithographically fabricated marking for a semiconductor device component, such as a packaged or unpackaged semiconductor device or another substrate. When formed on a semiconductor device with a stereolithographically formed package structure, the marking may be integral with the package. The marking may be formed as apertures through or recesses in one or more stereolithographically fabricated layers of material, or the marking may include one or more stereolithographically fabricated layers that protrude from a surface of a semiconductor device component. Raised markings may also be formed on the surfaces of packaged or bare semiconductor device components. Alternatively, the marking may be fabricated separately from a semiconductor device component, then secured thereto. Methods for stereolithographically marking semiconductor device components are also disclosed. A machine vision system may be used in such methods so as to recognize the position and orientation of a semiconductor device or other substrate to be stereolithographically marked.
REFERENCES:
patent: 814592 (1906-03-01), Duane
patent: 3835564 (1974-09-01), Gottschalk
patent: 4246307 (1981-01-01), Trautwein
patent: 4375025 (1983-02-01), Carlson
patent: 4585931 (1986-04-01), Duncan et al.
patent: 4638144 (1987-01-01), Latta, Jr.
patent: 4707722 (1987-11-01), Folk et al.
patent: 4719502 (1988-01-01), Ikeya et al.
patent: 4753863 (1988-06-01), Spanjer
patent: 4861620 (1989-08-01), Azuma et al.
patent: 4936606 (1990-06-01), Moss
patent: 4945204 (1990-07-01), Nakamura et al.
patent: 5173220 (1992-12-01), Reiff et al.
patent: 5264061 (1993-11-01), Juskey et al.
patent: 5278442 (1994-01-01), Prinz et al.
patent: 5329090 (1994-07-01), Woelki et al.
patent: 5357077 (1994-10-01), Tsuruta
patent: 5484314 (1996-01-01), Farnworth
patent: 5562993 (1996-10-01), Hotta
patent: 5691023 (1997-11-01), Keller
patent: 5705117 (1998-01-01), O'Connor et al.
patent: 5770288 (1998-06-01), Carney, Jr.
patent: 5981013 (1999-11-01), Russ et al.
patent: 5985510 (1999-11-01), Akutsu et al.
patent: 6153034 (2000-11-01), Lipsker
patent: 6242076 (2001-06-01), Andriash
patent: 6251488 (2001-06-01), Miller et al.
patent: 6259962 (2001-07-01), Gothait
patent: 6268584 (2001-07-01), Keicher et al.
patent: 6270712 (2001-08-01), Shoji et al.
patent: 6278193 (2001-08-01), Coico et al.
patent: 6326698 (2001-12-01), Akram
patent: 6391251 (2002-05-01), Keicher et al.
patent: 6420790 (2002-07-01), Koizumi et al.
patent: 6432752 (2002-08-01), Farnworth
patent: 6482576 (2002-11-01), Farnworth et al.
patent: 6514798 (2003-02-01), Farnworth
patent: 6524346 (2003-02-01), Farnworth
patent: 6544821 (2003-04-01), Akram
patent: 6544902 (2003-04-01), Farnworth
patent: 6549821 (2003-04-01), Farnworth et al.
patent: 6562278 (2003-05-01), Farnworth et al.
patent: 6593171 (2003-07-01), Farnworth
patent: 2002/0066966 (2002-06-01), Farnworth
patent: 2002/0098623 (2002-07-01), Akram
patent: 2002/0171177 (2002-11-01), Kritchman et al.
patent: 2002/0182782 (2002-12-01), Farnworth
patent: 2003/0003180 (2003-01-01), Farnworth et al.
patent: 2003/0003380 (2003-01-01), Farnworth et al.
patent: 2003/0003405 (2003-01-01), Farnworth et al.
patent: 2003/0043360 (2003-03-01), Farnworth et al.
patent: 2003/0068584 (2003-04-01), Farnworth et al.
patent: 2003/0089999 (2003-05-01), Akram
patent: 2003/0092220 (2003-05-01), Akram
patent: 2003/0093173 (2003-05-01), Farnworth et al.
patent: 2003/0102566 (2003-06-01), Farnworth
patent: 2003/0129787 (2003-07-01), Farnworth
patent: 2003/0151167 (2003-08-01), Kritchman et al.
patent: 2003/0201531 (2003-10-01), Farnworth et al.
patent: 2003/0203158 (2003-10-01), Farnworth et al.
patent: 2003/0207213 (2003-11-01), Farnworth
patent: 01244631 (1989-09-01), None
patent: WO 98/21626 (1998-05-01), None
Miller et al., “Maskless Mesoscale Materials Deposition”, Deposition Technology, Sep. 2001, pp. 20-22.
Miller, “New Laser-Directed Deposition Technology”, Microelectronic Fabrication, Aug. 2001, p. 16.
Webpage, Object Prototyping the Future, Objet FullCure700 Series, 1 page, undated.
Webpage, Object Prototyping the Future, How it Works, 2 pages, Undated.
U.S. Appl. No. 09/589,841, filed Jun. 8, 2000, entitled “Stereolithographic Methods for Forming a Protective Layer on a Semiconductor Device Substrate and Substrates Including Protective Layers So Formed”, inventor Farnworth et al.
U.S. Appl. No. 09/651,930, filed Aug. 31, 2000, entitled “Semiconductor Device Including Leads in Communication with Contact Pads Thereof and a Stereolithographically Fabricated Package Substantially Encapsulating the Leads and Methods for Fabricating the Same”, inventor Salman Akram.
U.S. Appl. No. 10/370,755, filed Feb. 20, 2003, entitled “Chip Scale Package Structures and Method of Forming Conductive Bumps Theron”, inventor Warren M. Farnworth.
U.S. Appl. No. 10/619,918, filed Jul. 15, 2003, entitled “Stereolithographic Methods for Fabricating Hermetic Semiconductor Device Packages and Semiconductor Devices Including Stereolithographically Fabricated Hermetic Packages”, inventor Warren M. Farnworth.
U.S. Appl. No. 10/672,098, filed Sep. 26, 2003, “Apparatus and Methods for Use in Stereolithographic Processing of Components and Assemblies”, inventor Warren M. Farnworth.
U.S. Appl. No. 10/690,417, filed Oct. 20, 2003, entitled “Methods of Coating and Singulating Wafers and Chip-Scale Packages Formed Therefrom”, inventor Farnworth et al.
Grigg Ford B.
Leininger Rick A.
Ocker James M.
Micro)n Technology, Inc.
Tentoni Leo B.
TraskBritt
LandOfFree
Methods for labeling semiconductor device components does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for labeling semiconductor device components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for labeling semiconductor device components will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3377377