Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1999-11-12
2003-01-14
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06507938
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to design methods for VLSI layouts, and more particularly to methods for improving the performance of VLSI layouts designed by a timing driven physical design tool.
BACKGROUND
Integrated circuits comprise a collection of components such as transistors, resistors, and capacitors, fabricated on a semiconductor substrate and connected together with metal interconnections, called wires, to form a system such as a microprocessor. Integrated circuit performance has been improving because the components and the wires are being fabricated in smaller sizes to increase the density of the integrated circuits. More and more components and wires are being placed on to each unit area of semiconductor substrate. Parasitic effects in the wires, such as capacitance and resistance, have a more substantial influence on performance as the wires become smaller and are placed closer together. The parasitic effects influence the operating speed and timing of an integrated circuit.
Integrated circuits are classified according to their levels of complexity. Very large-scale integration (VLSI) circuits are the most complex. A VLSI circuit may include an arrangement of gates, also called cells, each of which implements a logic function. Cells may be standardized and selected from a cell library. Examples of cells include an exclusive-OR gate, an AND-OR-INVERT gate, flip-flops, adders, and a read-only memory (ROM). The arrangement of cells is fabricated on a semiconductor substrate and the cells are connected together with wires to complete the integrated circuit.
The performance of the VLSI circuit may substantially depend on its design, and it is designed in a design process. A flowchart of a conventional design process
100
for a VLSI circuit is shown in
FIG. 1. A
system specification is provided in
110
, and in
112
a functional design is developed to carry out the system specification. The functional design is translated into a logic design in
114
and the logic design is verified in
116
in an iterative manner. A circuit design is then constructed based on the logic design with a selection of cells in
118
, and the circuit design is verified in
120
in an iterative manner. An early physical design of the VLSI circuit is generated in
122
concurrently with the design and verification procedures
112
-
120
, and the physical design is completed in
124
based on the early physical design and the circuit design. The physical design of the VLSI circuit is a design of the cells and wires that are fabricated in a semiconductor substrate, and includes a placement of the cells and a routing of wires between the cells. The placement of the cells and the routing of the wires comprise a layout of the VLSI circuit, and the layout is verified with reference to the circuit design in
126
in an iterative manner. The VLSI circuit is then fabricated in
128
and packaged and tested in
130
.
Physical design tools are software packages used to generate the physical design. Several different types of physical design tools are known to those skilled in the art including floorplanning tools, partitioning tools, placement tools, and routing tools. Placement tools are used to locate the cells in the layout while routing tools are used to route the wires between the cells.
Two primary goals of conventional placement tools are to reduce the area of a semiconductor substrate occupied by an integrated circuit by improving its density, and to improve the timing performance of the integrated circuit. The placement tools reduce a total wire length of a layout to improve its density. In addition a timing-driven placement tool also rearranges the placement of cells to improve timing performance.
As parasitic effects become more significant in limiting the performance of VLSI circuits, placement tools are being used to improve the timing performance of integrated circuits. Conventional placement tools use approximations that may compromise the performance of resulting integrated circuits. For example, conventional placement tools use simplified delay models such as Elmore or lumped RC approximations for wires in a net and estimate the lengths of the wires to compute a delay of the net.
There is a need for a placement tool that creates VLSI circuit layouts with substantially improved timing performance.
SUMMARY OF THE INVENTION
According to one embodiment of the present invention a method includes placing cells of a circuit design in a placement of an integrated circuit, routing wires between the cells to complete a layout of the integrated circuit having a number of nets, and analyzing the placement for timing performance. The method also includes, for each cell in the placement, identifying an improved location for the cell based on an estimated savings in delays caused by all of the nets in the layout to a signal propagating through the layout when the cell is placed in the improved location and a net criticality of each net in the layout.
REFERENCES:
patent: 4890238 (1989-12-01), Klein et al.
patent: 5359538 (1994-10-01), Hui et al.
patent: 5422317 (1995-06-01), Hua et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5659484 (1997-08-01), Bennett et al.
patent: 5778216 (1998-07-01), Venkatesh
patent: 5815406 (1998-09-01), Golla et al.
patent: 5901063 (1999-05-01), Chang et al.
patent: 5953236 (1999-09-01), Hossain et al.
patent: 6099580 (2000-08-01), Boyle et al.
patent: 6117183 (2000-09-01), Teranishi et al.
patent: 6192508 (2001-02-01), Malik et al.
patent: 6230304 (2001-05-01), Groeneveld et al.
patent: 6233724 (2001-05-01), LaBerge
patent: 6286128 (2001-09-01), Pileggi et al.
Doll, K., et al., “Iterative Placement Improvement by Network Flow Methods”,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, 1189-1199, (Oct. 1994).
Doll, K., et al., “Placement Improvement by Network Flow Methods”,Institute of Electronic Design Automation, Department of Electrical Engineering, 179-188.
Eisenmann, H., et al., “Generic Global Placement and Floorplanning”,35th Design Automation Conference, Institute of Electronic Design Automation, 6 pages, (1998).
Kleinhans, J.M., et al., “GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization”,IEEE Transaction on Computer-Aided Design, vol. 10, 356-365, (Mar. 1991).
Kleinhans, J.M., et al., “GORDIAN: A New Global Optimization/REctangle Dissection Method for Cell Placement”,Institute of Computer-aided Design, Department of Electrical Engineering, Technical University of Munich, D-8000Munich 2, West Germany, 506-509, (1988).
Pillage, L.T., et al., “Asymptotic Waveform Evaluation for Timing Analysis”,IEEE Transactions on Computer-Aided Design, vol. 9, 352-366, (Apr. 1990).
Ratzlaff, C.L., et al., “RICE: Rapid Interconnect Circuit Evaluator”,28th ACM/IEEE Design Automation Conference, Paper 33.1, 6 pages.
Sherwani, N., “Algorithms for VLSI Physical Design Automation”,Kluwer Academic Publishers, p. 8, (1995).
Gopal Nanda
Roy-Neogi Kalapi
Dinh Paul
Schwegman Lundberg Woessner & Kluth PA
LandOfFree
Methods for improving the performance of VLSI layouts... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for improving the performance of VLSI layouts..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for improving the performance of VLSI layouts... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3012834