Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2006-03-28
2006-03-28
Smith, Bradley K. (Department: 2891)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S424000
Reexamination Certificate
active
07018907
ABSTRACT:
Methods for forming shallow trench isolation structures are disclosed. In a disclosed example, after a trench is formed in a substrate, an oxide layer is formed on sidewalls and a bottom of the trench. Then, a metal or poly-silicon layer is formed on the oxide layer. Next, a portion of the metal or poly-silicon layer is etched such that the oxide layer on the bottom of the trench is exposed, while leaving the metal or poly-silicon layer on the sidewalls of the trench. Finally, a dielectric material layer is deposited to fully fill the trench.
REFERENCES:
patent: 6566228 (2003-05-01), Beintner et al.
patent: 6737336 (2004-05-01), Ueno et al.
DongbuAnam Semiconductor Inc.
Hanley Flight & Zimmerman LLC
Smith Bradley K.
LandOfFree
Methods for forming shallow trench isolation structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for forming shallow trench isolation structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming shallow trench isolation structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3532057