Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ion implantation of dopant into semiconductor region
Reexamination Certificate
2006-01-24
2006-01-24
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Ion implantation of dopant into semiconductor region
C438S257000, C438S263000, C438S266000, C438S528000
Reexamination Certificate
active
06989319
ABSTRACT:
Methods and arrangements are provided for significantly reducing electron trapping in semiconductor devices having a polysilicon feature and an overlying dielectric layer. The methods and arrangements employ a nitrogen-rich region within the polysilicon feature near the interface to the overlying dielectric layer. The methods include selectively implanting nitrogen ions through at least a portion of the overlying dielectric layer and into the polysilicon feature to form an initial nitrogen concentration profile within the polysilicon feature. Next, the temperature within the polysilicon feature is raised to an adequately high temperature, for example using rapid thermal anneal (RTA) techniques, which cause the initial nitrogen concentration profile to change due to the migration of the majority of the nitrogen towards either the interface with the overlying dielectric layer or the interface with an underlying layer. Consequently, the polysilicon feature has a first nitrogen-rich region near the interface to the overlying dielectric layer and a second nitrogen-rich region near the interface to the underlying layer. The migration of nitrogen further forms a contiguous reduced-nitrogen region located between the first nitrogen-rich region and the second nitrogen-rich region. The contiguous reduced-nitrogen region has a lower concentration of nitrogen than does the first nitrogen-rich region and the second nitrogen-rich region. The first nitrogen-rich region has been found to reduce electron trapping within the polysilicon feature. Thus, for example, in a non-volatile memory device wherein the polysilicon feature is a floating gate, false programming of the memory device can be significantly avoided by reducing the number of trapped electrons in the floating gate.
REFERENCES:
patent: 4897368 (1990-01-01), Kobushi et al.
patent: 5801425 (1998-09-01), Kuroi et al.
patent: 5837585 (1998-11-01), Wu et al.
patent: 5866930 (1999-02-01), Saida et al.
patent: 5937301 (1999-08-01), Gardner et al.
patent: 6001713 (1999-12-01), Ramsbey et al.
patent: 6017808 (2000-01-01), Wang et al.
patent: 6069041 (2000-05-01), Tanigami et al.
patent: 6093661 (2000-07-01), Trivedi et al.
patent: 6252276 (2001-06-01), Ramsbey et al.
S. Nakayama, “The effect of nitrogen in P + polysilicon gates on boron penetration into silicon substrate through the gate oxide”, Symposium on VLSI technology Digest of Technical papers, pp. 228-229, Jan. 1996.
T. Kuroi et al., “Novel NICE (Nitrogen Implantation into CMOS Gate Electrode and Source-Drain) Structure for High Reliability and High Performance 0.25 um Dual Gate CMOS”, IEDM, pp. 325-328, Jan. 1996.
Chan Vei-Han
Chang Chi
Haddad Sameer
Ramsbey Mark
Sun Yu
Advanced Micro Devices , Inc.
Duong Khanh
Trinh Michael
LandOfFree
Methods for forming nitrogen-rich regions in non-volatile... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for forming nitrogen-rich regions in non-volatile..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming nitrogen-rich regions in non-volatile... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3553236