Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-07-12
2008-08-12
Pham, Thanhha (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S624000, C438S629000, C438S637000, C257SE21576, C257SE21579
Reexamination Certificate
active
07410895
ABSTRACT:
A method for forming an interconnect structure. A substrate is provided with a low-k dielectric layer thereon. At least one conductive feature is then formed in the low-k dielectric layer. A cap layer is formed overlying the low-k dielectric layer, and the conductive feature and the low-k dielectric layer is then subjected to an energy source to reduce a dielectric constant thereof.
REFERENCES:
patent: 6475929 (2002-11-01), Gabriel et al.
patent: 6713382 (2004-03-01), Pangrle et al.
patent: 2006/0189133 (2006-08-01), Dimitrakopoulos et al.
Ko Chung-Chi
Liao Yi-Chi
Lin Keng-Chu
Pham Thanhha
Taiwan Semiconductor Manufacturing Co. Ltd
Thomas Kayden Horstemeyer & Risley
LandOfFree
Methods for forming interconnect structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for forming interconnect structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming interconnect structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4009949