Semiconductor device manufacturing: process – Making passive device – Planar capacitor
Patent
1997-06-02
1999-06-29
Brown, Peter Toby
Semiconductor device manufacturing: process
Making passive device
Planar capacitor
438250, H01L 2120
Patent
active
059181354
ABSTRACT:
A method for forming an integrated circuit device includes the steps of forming a first capacitor electrode on a substrate and forming a first wiring electrode on the substrate. An insulating layer is formed on the first capacitor electrode and on the first wiring electrode opposite the substrate. A second capacitor electrode is formed on a portion of the insulating layer opposite the first capacitor electrode. A contact hole is formed in the insulating layer exposing a portion of the first wiring electrode. A second wiring electrode is then formed on the exposed portion of the wiring electrode, after forming the second capacitor electrode. Related structures are also discussed.
REFERENCES:
patent: 4481283 (1984-11-01), Kerr et al.
patent: 4971924 (1990-11-01), Tigelaar et al.
patent: 5227323 (1993-07-01), Nishitsuji et al.
patent: 5563762 (1996-10-01), Leung et al.
patent: 5571746 (1996-11-01), Pan
patent: 5576240 (1996-11-01), Radosevich et al.
patent: 5610101 (1997-03-01), Koyama
patent: 5658821 (1997-08-01), Chen et al.
patent: 5674771 (1997-10-01), Machida et al.
patent: 5744387 (1998-04-01), Tseng
patent: 5753527 (1998-05-01), Itoh et al.
Lee Ki-Young
Yoo Kwang-Dong
Brown Peter Toby
Samsung Electronics Co,. Ltd.
Thomas Toniae M.
LandOfFree
Methods for forming integrated circuit capacitors including dual does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for forming integrated circuit capacitors including dual, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming integrated circuit capacitors including dual will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1386457