Methods for designing integrated circuits

Details Methods for designing integrated circuits Methods for designing integrated circuits

2005-09-13

2008-10-21

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07441208

ABSTRACT:
The process of designing an integrated circuit (“IC”) to implement a generalized circuit design includes a signoff between a front-end part of the process and a back-end part of the process. This signoff preferably takes place after at least some global routing has been done for the IC implementation, but before all final detailed routing is done for that implementation.

REFERENCES:
patent: 5854924 (1998-12-01), Rickel et al.
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6775808 (2004-08-01), Raje et al.
patent: 7006962 (2006-02-01), Goyal et al.
patent: 7269815 (2007-09-01), Wein et al.
patent: 7275232 (2007-09-01), Schleicher et al.
patent: 2004/0006584 (2004-01-01), Vandeweerd
patent: 2004/0181717 (2004-09-01), Madge et al.
patent: 2005/0156612 (2005-07-01), Pochmuller
patent: 2005/0229141 (2005-10-01), Kawa et al.
patent: 2005/0268258 (2005-12-01), Decker
patent: 2005/0268267 (2005-12-01), Shang
patent: 2005/0268269 (2005-12-01), Coiley
patent: 2006/0225008 (2006-10-01), Schleicher et al.
patent: 2007/0033557 (2007-02-01), Byrn et al.
patent: 2007/0294659 (2007-12-01), Schleicher et al.

Affiliated with

Also associated with

Rating

Methods for designing integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for designing integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for designing integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4002653