Methods for conserving memory in statistical static timing...

Details Methods for conserving memory in statistical static timing... Methods for conserving memory in statistical static timing...

2008-03-24

2010-12-07

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07849429

ABSTRACT:
A method is provided for memory conservation in statistical static timing analysis. A timing graph is created with a timing run in a statistical static timing analysis program. A plurality of nodes in the timing graph that are candidates for a partial store and constraint points are identified. Timing data is persistently stored at constraint points. The persistent timing data is retrieved from the constraint points and used to calculate intermediate timing data at the plurality of nodes during timing analysis.

REFERENCES:
patent: 6237127 (2001-05-01), Craven et al.
patent: 6321362 (2001-11-01), Conn et al.
patent: 6678644 (2004-01-01), Segal
patent: 7010763 (2006-03-01), Hathaway et al.
patent: 7424694 (2008-09-01), Ikeda
patent: 2001/0010090 (2001-07-01), Boyle et al.
patent: 2003/0229871 (2003-12-01), Nakae et al.
patent: 2005/0065765 (2005-03-01), Visweswariah
patent: 2005/0066296 (2005-03-01), Visweswariah
patent: 2005/0066298 (2005-03-01), Visweswariah
patent: 2006/0085775 (2006-04-01), Chang et al.
patent: 2007/0234256 (2007-10-01), Chang et al.
patent: 2008/0072198 (2008-03-01), Celik et al.
patent: 2009/0055785 (2009-02-01), Zhang et al.
patent: 2009/0327985 (2009-12-01), Chen et al.
Chopra, et al., “A New Statistical Max Operation for Propagating Skewness in Statistical Timing Analysis”, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design Table of Contents, San Jose, CA. Session: Statistical Timing Analysis Table of Contents, pp. 237-243.
Jess, et al., “Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits”, Design Automation Conference, Jun. 2003, Anaheim, CA, pp. 932-937.
Le, et al. “STAC: Statistical Timing Analysis with Correlation”, Proceedings of the 41st Design Automation Conference 2004, pp. 343-348.
Visweswariah, et al., “First-Order Incremental Block-Based Statistical Timing Analysis”, Proceedings of the 41st Design Automation Conference, Jun. 2004, San Diego, CA. pp. 331-336.

Affiliated with

Also associated with

Rating

Methods for conserving memory in statistical static timing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for conserving memory in statistical static timing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for conserving memory in statistical static timing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4178387