Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2004-03-03
2008-10-07
Baker, Stephen M. (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
Reexamination Certificate
active
07434150
ABSTRACT:
Methods, circuits, architectures, and systems for error detection in transmitted data. The method generally includes the steps of (a) performing an error checking calculation on the transmitted data and appended error checking code; (b) determining the calculated error checking code state; and (c) if it has a predetermined state, indicating that there is no error in the transmitted data. The circuitry generally comprises (1) an error checking code calculation circuit configured to calculate error checking code on the transmitted data and the appended error checking code; (2) a vector selector configured to select one of a plurality of error checking vectors; and (3) a logic circuit configured to determine the calculated error checking code state and, if it has a predetermined state, indicate that there is no error in the transmitted data. The software generally includes a set of instructions configured to implement or carry out the present method. The architectures and/or systems generally include those that embody one or more of the inventive concepts disclosed herein. In the present invention, an error checking calculation is performed on error checking code transmitted with the data. If the transmitted data and error checking code are error-free, the error checking calculation gives a result having a known and/or predetermined state. This technique enables one to confirm or determine that the data transmission was error-free without use of or need for a wide, complicated comparator, thereby reducing the chip area dedicated to error detection, increasing the utilization efficiency of the circuitry on the chip, and reducing power consumption.
REFERENCES:
patent: 4596981 (1986-06-01), Ueno et al.
patent: 4944038 (1990-07-01), Hardy et al.
patent: 5050165 (1991-09-01), Yoshioka et al.
patent: 5138316 (1992-08-01), Konishi
patent: 5164943 (1992-11-01), DeSouza et al.
patent: 5410546 (1995-04-01), Boyer et al.
patent: 5550542 (1996-08-01), Inoue
patent: 5610921 (1997-03-01), Christensen
patent: 5619516 (1997-04-01), Li et al.
patent: 5638370 (1997-06-01), Seconi et al.
patent: 5724368 (1998-03-01), Zook
patent: 5761465 (1998-06-01), Nimishakvi et al.
patent: 5778013 (1998-07-01), Jedwab
patent: 5901250 (1999-05-01), Ohara
patent: 5935269 (1999-08-01), Kodama et al.
patent: 5951707 (1999-09-01), Christensen et al.
patent: 6000053 (1999-12-01), Levine et al.
patent: 6009547 (1999-12-01), Jaquette et al.
patent: 6029186 (2000-02-01), DesJardins et al.
patent: 6061820 (2000-05-01), Nakakita et al.
patent: 6172626 (2001-01-01), McDonnell et al.
patent: 6185207 (2001-02-01), LaBerge et al.
patent: 6208645 (2001-03-01), James et al.
patent: 6223320 (2001-04-01), Dubey et al.
patent: 6233251 (2001-05-01), Kurobe et al.
patent: 6269464 (2001-07-01), Boussina et al.
patent: 6324669 (2001-11-01), Westby
patent: 6357032 (2002-03-01), Plotz et al.
patent: 6370667 (2002-04-01), Maki
patent: 6412093 (2002-06-01), Argentati et al.
patent: 6424650 (2002-07-01), Yang et al.
patent: 6519737 (2003-02-01), Derby
patent: 6560742 (2003-05-01), Dubey et al.
patent: 6570884 (2003-05-01), Connery et al.
patent: 6598200 (2003-07-01), Greenwood et al.
patent: 6625689 (2003-09-01), Narad et al.
patent: 6738946 (2004-05-01), Irvin
patent: 6754870 (2004-06-01), Yoshida et al.
patent: 6763492 (2004-07-01), Hurt et al.
patent: 6766493 (2004-07-01), Hoffman et al.
patent: 6795946 (2004-09-01), Drummond-Murray et al.
patent: 6904558 (2005-06-01), Cavanna et al.
patent: 6931581 (2005-08-01), Cassiday et al.
patent: 6934730 (2005-08-01), Direen, Jr. et al.
patent: 7096399 (2006-08-01), Pieczul
patent: 7103822 (2006-09-01), Glaise et al.
patent: 2001/0037481 (2001-11-01), Suzuki et al.
patent: 2002/0053059 (2002-05-01), Hara et al.
patent: 2002/0066059 (2002-05-01), Hara et al.
patent: 00/65791 (2000-11-01), None
patent: 02/093753 (2002-11-01), None
Dror Barash; “Methods, Architectures, Circuits, Software and Systems for Transmission Error Determination”; U.S. Appl. No. 10/690,780, filed Oct. 21, 2003.
Dror Barash; “Methods, Architectures, Circuits, Software and Systems for CRC Determination”; New U.S. Patent Application, filed on Mar. 3, 2004.
Dror Barash; “Methods, Architectures, Circuits, and Systems for Transmission Error Determination”; U.S. Appl. No. 12/060,836; Filing Date: Apr. 1, 2004.
Chris Borrelli; IEEE 802.3 Cyclic Redundancy Check; Xilinx; XAPP209 (v1.0); Mar. 23, 2001; 8 pages; www.xilinx.com.
“Fabric Access Processor”; Prestera-FX930, 98FX930; 2 pages; www.marvell.com; Marvell Semiconductor, Sunnyvale, California.
9-Port/12-Port Crossbar Switch Fabric; Prestera-FX9110/FX9210, 98FX9110/98FX9210; 2 pages; www.marvell.com; Marvell Semiconductor, Sunnyvale, California.
“64-Port Fabric Element”; Prestera-FX9130, 98FX9130; 2 pages; www.marvell.com; 2 pages; Marvell Semiconductor, Sunnyvale, California.
“Stack Fabric Processor with Integrated SERDES”; Prestera-FX902, 98FX902; Marvell Semiconductor, Sunnyvale, California.
“Mesh Fabric Processor with Integrated SERDES”; Prestera-FX900, 98FX900; 2 pages; Marvell Semiconductor, Sunnyvale, California.
“Marvell Introduces Complete Multi-Service Fabric Chipset, Enabling System Vendors to Develop Service Platforms and Extend Product Life Cycles”; Marvell News and Events; 3 pages; Marvell Press and Investor News, Sunnyvale, California, Jun. 23, 2003; http://www.marvell.com/press/pressNewsDisplay.do?releaseID=362.
“Marvell Rapidly Accelerates Gigabit to the Desktop with the World's Highest Density Ethernet Switching Chipset”; Marvell News and Events; 4 pages; Marvell Press and Inventors News; Sunnyvale, California, Apr. 29, 2002; http://www.marvell.com/press/pressNewsDisplay.do?releaseID=46.
Baker Stephen M.
Marvell Israel (M.I.S.L.) Ltd.
LandOfFree
Methods, circuits, architectures, software and systems for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods, circuits, architectures, software and systems for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods, circuits, architectures, software and systems for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4004607