Methods, apparatus, and systems to repair memory

Details Methods, apparatus, and systems to repair memory Methods, apparatus, and systems to repair memory

2008-09-11

2011-12-27

Gaffin, Jeffrey A (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Replacement of memory spare location, portion, or segment

C714S711000

Reexamination Certificate

active

08086913

ABSTRACT:
Methods, apparatus and systems pertain to performing READ, WRITE functions in a memory which is coupled to a repair controller. One such repair controller could receive a row address and a column address associated with the memory and store a first plurality of tag fields indicating a type of row/column repair to be performed for at least a portion of a row/column of memory cells, and a second plurality of tag fields to indicate a location of memory cells used to perform the row/column repair.

REFERENCES:
patent: 4727516 (1988-02-01), Yoshida et al.
patent: 4937790 (1990-06-01), Sasaki et al.
patent: 5195057 (1993-03-01), Kasa et al.
patent: 5233614 (1993-08-01), Singh
patent: 5347428 (1994-09-01), Carson et al.
patent: 5432729 (1995-07-01), Carson et al.
patent: 5807791 (1998-09-01), Bertin et al.
patent: 5815427 (1998-09-01), Cloud et al.
patent: 5914953 (1999-06-01), Krause et al.
patent: 5943692 (1999-08-01), Marberg et al.
patent: 6046945 (2000-04-01), Su et al.
patent: 6047002 (2000-04-01), Hartmann et al.
patent: 6081463 (2000-06-01), Shaffer et al.
patent: 6154851 (2000-11-01), Sher et al.
patent: 6201733 (2001-03-01), Hiraki et al.
patent: 6438029 (2002-08-01), Hiraki et al.
patent: 6574757 (2003-06-01), Park et al.
patent: 6661712 (2003-12-01), Hiraki et al.
patent: 6754117 (2004-06-01), Jeddeloh
patent: 6778404 (2004-08-01), Bolken et al.
patent: 6791832 (2004-09-01), Budny et al.
patent: 6822912 (2004-11-01), Shimizu et al.
patent: 7124200 (2006-10-01), Sato et al.
patent: 7200021 (2007-04-01), Raghuram
patent: 7415640 (2008-08-01), Zorian et al.
patent: 7623365 (2009-11-01), Jeddeloh
patent: 7734966 (2010-06-01), Lee et al.
patent: 2004/0250046 (2004-12-01), Gonzalez et al.
patent: 2007/0075734 (2007-04-01), Ramos et al.
patent: 2009/0132876 (2009-05-01), Freking et al.
patent: 2009/0210600 (2009-08-01), Jeddeloh
patent: 0606653 (1994-07-01), None
patent: WO-2009105204 (2009-08-01), None
patent: WO-2009105204 (2009-08-01), None
“Terrazon 3D Stacked Microcontroller with DRAM—FASTACK 3D Super-8051 Micro-controller”, http://www.tezzaron.com/OtherICs/Super—8051.htm, (Link sent Oct. 2, 2007), 2 pgs.
“Terrazon 3D Stacked DRAM Bi-STAR Overview”, http://www.tezzaron.com/memory/Overview—3D—Dram.htm, (Link sent Oct. 2, 2007), 1 pg.
“Terrazon FaStack Memory—3 D Memory Devices”, http://www.tezzaron.com/memory/Overview—3D—Dram.htm, (Link sent Oct. 2, 2007 Downloaded Oct. 27, 2007), 3 pgs.
Gann, Keith, D., “Neo-stacking technology”,Irvine Sensors Corporation News Release, (Mar. 2007), 4 pgs.

Affiliated with

Also associated with

Rating

Methods, apparatus, and systems to repair memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods, apparatus, and systems to repair memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods, apparatus, and systems to repair memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4309519