Methods and systems to improve write response times of...

Details Methods and systems to improve write response times of... Methods and systems to improve write response times of...

2008-12-31

2011-11-29

Le, Thong Q (Department: 2827)

Static information storage and retrieval

Read/write circuit

Simultaneous operations

C365S189140, C365S189080, C365S196000, C365S100000, C365S148000

Reexamination Certificate

active

08068371

ABSTRACT:
Methods and systems to dynamically control state-retention strengths of a plurality of memory cells during a write operation to a subset of the memory cells. Dynamic control may include weakening state-retention strengths of the plurality of memory cells during a write operation to a subset of the memory cells, while preserving state-retention abilities of remaining ones of the plurality of memory cells. Weakening may include adjusting one or more resistances between one or more power supplies and the plurality of memory cells. Dynamic control may be selectively performed on portions of each of the memory cells in response to an input data logic state. Dynamic control may reduce a write contention within the subset of memory cells without disabling state-retention abilities of remaining ones of the plurality of memory cells, and may improve write response times of the memory cells.

REFERENCES:
patent: 6956421 (2005-10-01), Schuelein

Affiliated with

Also associated with

Rating

Methods and systems to improve write response times of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and systems to improve write response times of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems to improve write response times of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4304684