Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2006-07-11
2006-07-11
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S039000, C716S030000
Reexamination Certificate
active
07075331
ABSTRACT:
A programmable logic device (PLD) in a microprocessor system is programmed with minimal load on system resources. A microprocessor reads programming data from a first memory using a parallel bussed interface and writes the programming data to a programming hardware assist engine using the parallel bussed interface. The programming hardware assist engine directs a portion of the programming data to a specified serial interface signal, and outputs a serial bit stream from the programming hardware assist engine to a serial programming interface of the PLD using the specified serial interface signal.
REFERENCES:
patent: 5987542 (1999-11-01), Bang
patent: 6636936 (2003-10-01), Terrill et al.
patent: 6744274 (2004-06-01), Arnold et al.
patent: 6828823 (2004-12-01), Tsui et al.
patent: 0 196 771 (1993-05-01), None
Dunlap et al., “Configuring Xilinx FPGAs Using an SC9500 CPLD and Parallel PROM”, Xilinx, Inc., Version 1.1, (Jul. 27, 2000).
Carl Carmichael, “Configuring Virtex FPGAs from Parallel EPROMs with a CPLD”, XAPP 137, Version 1.0 (Mar. 1, 1999).
“Virtex FPGA Series Configuration and Readback”, XAPP 138, Version 2.7 (Jul. 11, 2002).
“Virtex ™ 2.5 V Field Programmable Gate Arrays”, DS003-2, Version 2.8.1, (Dec. 9, 2002).
Randal Kuramoto “J Drive: In-System Programming of IEEE Standard 1532 Devices”, Xilink, Inc., XAPP500, Version 1.1 (Jan. 17, 2001).
“Xilinx In-System Programming Using an Embedded Microcontroller”, Xilinx, Inc., XAPP058, Version 3 (Jan. 15, 2001).
“Configuration and Readback of Virtex FPGAs Using (JTAG) Boundary Scan”, Xilinx, Inc., XAPP139, Version 1.6 (Sep. 12, 2003).
Baus Jeremy T.
Pail Michael R.
Wallace Robert
Barnie Rexford
Crawford Jason
Jenkins Wilson Taylor & Hunt, P.A.
Tekelec
LandOfFree
Methods and systems for providing hardware assisted... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and systems for providing hardware assisted..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for providing hardware assisted... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3531775