Computer graphics processing and selective visual display system – Computer graphics display memory system
Reexamination Certificate
2008-01-01
2008-01-01
Chauhan, Ulka (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Reexamination Certificate
active
07315307
ABSTRACT:
Disclosed are methods and systems that allow video applications to merge their outputs for display and to transform the outputs of other applications before display. A graphics arbiter tells applications the estimated time when the next frame will be displayed on a display screen. Applications tailor their output to the estimated display time. When output from a first application is incorporated into a scene produced by a second application, the graphics arbiter “offsets” the estimated display time it gives to the first application in order to compensate for the latency caused by the second application's processing of the first application's output. A set of overlay buffers parallels the traditional buffers used to prepare frames for the display screen. In composing a frame, the screen merges video information from a traditional buffer with that from an overlay buffer, conserving display resources at the final point in the display composition process.
REFERENCES:
patent: 4783804 (1988-11-01), Juang et al.
patent: 4873630 (1989-10-01), Rusterholz et al.
patent: 5193142 (1993-03-01), Zhao
patent: 5271088 (1993-12-01), Bahler
patent: 5451981 (1995-09-01), Drako et al.
patent: 5488694 (1996-01-01), McKee et al.
patent: 5583536 (1996-12-01), Cahill
patent: 5598507 (1997-01-01), Kimber et al.
patent: 5668601 (1997-09-01), Okada et al.
patent: 5742788 (1998-04-01), Priem et al.
patent: 5748866 (1998-05-01), Edgar
patent: 5754681 (1998-05-01), Watanabe et al.
patent: 5778341 (1998-07-01), Zeljkovic
patent: 5801717 (1998-09-01), Engstrom et al.
patent: 5839105 (1998-11-01), Ostendorf et al.
patent: 5844569 (1998-12-01), Eisler et al.
patent: 5850232 (1998-12-01), Engstrom et al.
patent: 5880707 (1999-03-01), Aratani
patent: 5892960 (1999-04-01), Seide
patent: 5933806 (1999-08-01), Beyerlein et al.
patent: 5956046 (1999-09-01), Kehlet et al.
patent: 5960397 (1999-09-01), Rahim
patent: 5991442 (1999-11-01), Yamada et al.
patent: 6009390 (1999-12-01), Gupta et al.
patent: 6040861 (2000-03-01), Boroczky et al.
patent: 6070140 (2000-05-01), Tran
patent: 6108628 (2000-08-01), Komori et al.
patent: 6151030 (2000-11-01), DeLeeuw et al.
patent: 6173258 (2001-01-01), Menendez-Pidal et al.
patent: 6256607 (2001-07-01), Digalakis et al.
patent: 6262776 (2001-07-01), Griffits
patent: 6359631 (2002-03-01), DeLeeuw
patent: 6377257 (2002-04-01), Borrel et al.
patent: 6384821 (2002-05-01), Borrel et al.
patent: 6473086 (2002-10-01), Morein et al.
patent: 6476806 (2002-11-01), Cunniff et al.
patent: 6480902 (2002-11-01), Yuang et al.
patent: 6526379 (2003-02-01), Rigazio et al.
patent: 6549948 (2003-04-01), Sasaki et al.
patent: 6597689 (2003-07-01), Chiu et al.
patent: 6628297 (2003-09-01), Wraae et al.
patent: 6664968 (2003-12-01), Ono
patent: 6753878 (2004-06-01), Heirich et al.
patent: 6760048 (2004-07-01), Bates et al.
patent: 6772197 (2004-08-01), Lee et al.
patent: 6919900 (2005-07-01), Wilt
patent: 7038690 (2006-05-01), Wilt et al.
patent: 2001/0008577 (2001-07-01), Yamada et al.
patent: 2002/0076689 (2002-06-01), Farb et al.
patent: 2002/0126987 (2002-09-01), Kamiya
patent: 2003/0067467 (2003-04-01), Wilt et al.
patent: 2003/0071818 (2003-04-01), Wilt et al.
patent: 2003/0084181 (2003-05-01), Wilt
patent: 2003/0225956 (2003-12-01), Riley et al.
patent: 2004/0090950 (2004-05-01), Lauber et al.
patent: 2004/0130558 (2004-07-01), MacInnis et al.
patent: 2004/0212621 (2004-10-01), Wilt et al.
patent: 2004/0217960 (2004-11-01), Wilt et al.
patent: 2005/0033893 (2005-02-01), Pettey
patent: 2006/0287783 (2006-12-01), Walker
Foley et al. Computer Graphics: Principles and Practice. Addison-Wesley Publishing Company, Inc. 1997. p. 754-758.
Nishimura et al., “VC-1: A Scalable Graphics Computer with Virtual Local Frame Buffers,” 1996, pp. 365-373 plus 8 pages drawings.
Wei et al., “Performance Issues of a Distributed Frame Buffer on a Multicomputer,” 1998, pp. 87-96.
Official Action dated Sep. 9, 2005 cited in U.S. Appl. No. 10/077,568.
B.H. Juang et al., “Vector equalization in hidden Markov models for noisy speech recognition”, Acoustics, Speech, and Signal Processing, 1992. ICASSP-92, 1992 IEEE International Conference, vol. 1, Mar. 23-26, 1992, pp. 301-304.
Y. Zhao, “A Speaker-Independent Continuous Speech Recognition System Using Continuous Mixture Gaussian Density HMM of Phoneme-Sized Units,” IEEE Transactions on Speech and Audio Processing, vol. 1, No. 3, Jul. 1993, pp. 345-361.
U.S. Official Action dated Apr. 4, 2006 cited in U.S. Appl. No. 10/077,568.
B.H. Juang et al., “Vector equalization in hidden markov models for noisy speech recognition,” Acoustics, Speech, and Signal Processing, 1992. ICASSP-92, 1992 IEEE International Conference, vol. 1, Mar. 23-26, 1992, pp. 301-304.
U.S. Appl. No. 10/077,568, filed Feb. 15, 2002, entitled “Methods and Systems for Merging Graphics for Display on a Computing Device”.
U.S. Appl. No. 10/970,261, filed Oct. 21, 2004, entitled “Methods and Systems for Displaying Animated Graphics on a Computing Device”.
U.S. Appl. No. 11/321,692, filed Dec. 29, 2005, entitled “Methods and Systems for Displaying Animated Graphics on a Computing Device”.
U.S. Appl. No. 10/850,793, filed May 21, 2004, entitled “Methods and Systems for Merging Graphics for Display on a Computing Device”.
U.S. Official Action dated Sep. 28, 2004 cited in U.S. Appl. No. 10/074,286.
U.S. Final Official Action dated Sep. 9, 2005 cited in U.S. Appl. No. 10/077,568.
U.S. Official Action dated Feb. 2, 2004 cited in U.S. Appl. No. 10/077,568.
U.S. Official Action dated Oct. 5, 2006 cited in U.S. Appl. No. 10/077,568.
U.S. Official Action dated Oct. 6, 2003 cited in U.S. Appl. No. 10/074,201.
U.S. Official Action dated Mar. 18, 2004 cited in U.S. Appl. No. 10/074,201.
U.S. Official Action dated Jul. 27, 2004 cited in U.S. Appl. No. 10/074,201.
U.S. Final Official Action dated Jul. 5, 2007 cited in U.S. Appl. No. 10/850,793.
Agi. Unraveling the mystery of VSYNC, Jul. 30, 2000, http://www.d-silence.com/feature.php?id=255.
U.S. Office Action dated Jun. 14, 2007 cited in U.S. Appl. 10/970,261.
Bishop et al., “Frameless Rendering: Double Buffering Considered Harmful,” Jul. 1994 Proceedings of the 21st Annual Conference on Computer Graphics and Interactive Techniques, SIGGRAPH '94 Publisher: ACM Press.
U.S. Official Action dated Dec. 28, 2006 cited in U.S. Appl. No. 10/970,261.
U.S. Official Action dated Jan. 9, 2007 cited in U.S. Appl. No. 10/850,793.
European Communication/Search Report dated Dec. 14, 2006 cited in European Application No. 02006488.7-1228.
Estrop Stephen J.
McCartney Colin D.
Wilt Nicholas P.
Chauhan Ulka
Merchant & Gould
Microsoft Corporation
Pappas Peter-Anthony
LandOfFree
Methods and systems for merging graphics for display on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and systems for merging graphics for display on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for merging graphics for display on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2807695