Methods and systems for maintaining data locality in a multiple

Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36523003, 711170, G06F 1200

Patent

active

058359320

ABSTRACT:
A memory 400 comprises a plurality of banks 401 and global access control circuitry 406. Each of the plurality of banks includes first and second arrays 506, 402 of memory cells, first accessing circuitry 413, 507 for selectively accessing cells in the first array in response to address bits, and second accessing circuitry 404, 413 for selectively accessing cells in the second array in response to address bits. Storage circuitry 502 within each bank 401 stores previously received address bits. Circuitry for comparing 503 within each bank compares received address bits with stored address bits in storage circuitry 503, with first accessing circuitry 413, 507 accessing cells in first array 506 addressed by the stored address bits when stored address bits and received address bits match and second accessing circuitry 404, 413 accessing cells in second array 402 addressed by the received address bits when the stored address bits and the received address bits differ. Global access control circuitry 406 enables comparison of the stored address and the received address in a selected one of the plurality of banks 401.

REFERENCES:
patent: 4897770 (1990-01-01), Ward et al.
patent: 5226009 (1993-07-01), Arimoto
patent: 5269010 (1993-12-01), MacDonald
patent: 5680363 (1997-10-01), Dosaka et al.
patent: 5699317 (1997-12-01), Sartore et al.
patent: 5721862 (1998-02-01), Sartore et al.
patent: 5761694 (1998-06-01), Rao
"DM 2202/2212 EDRAM 1mb.times.4 Enhanced Dynamic RAM" Product Specification/Enhanced Memory System, Inc. pp. 1-20 to 1-36 .
"DM2203/2213 MultiBank EDO EDRAM 512kb.times.8 Enhanced Dynamic RAM" Preliminary Data Sheet by Enhanced Memory Systems, Inc. pp. I-37 to I-57.
Ramtron, "Specialty Memory Products", DM2223/2233 Sync Bursting EDRAM 512Kb.times.8 Enhanced Dynamic RAM, Ramtron International Corp., 719-481-7000, pp. 2-57 to 2-62.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and systems for maintaining data locality in a multiple does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and systems for maintaining data locality in a multiple , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for maintaining data locality in a multiple will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1529137

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.