Methods and systems for hardening a clocked latch against...

Electronic digital logic circuitry – Reliability

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S010000, C326S012000

Reexamination Certificate

active

07411411

ABSTRACT:
Methods and systems for hardening a clocked latch against single event effects are disclosed. A system includes a first three-input OR gate, a first NAND gate, a second three-input OR gate, and a second NAND gate. The first three-input OR gate receives as inputs a clock signal, a first signal, and a redundant first signal. An output of the first three-input OR gate is connected to an input of the first NAND gate. The second three-input OR gate receives as inputs the clock signal, a second signal, and a redundant second signal. An output of the second three-input OR gate is connected to an input of the second NAND gate. A first output signal of the first NAND gate is connected to another input of the second NAND gate and a second output signal of the second NAND gate is connected to another input of the first NAND gate.

REFERENCES:
patent: 5311070 (1994-05-01), Dooley
patent: 6275080 (2001-08-01), Phan et al.
patent: 6282140 (2001-08-01), Phan et al.
patent: 6327176 (2001-12-01), Li et al.
patent: 6417711 (2002-07-01), Fulkerson
patent: 6667520 (2003-12-01), Fulkerson
patent: 6696873 (2004-02-01), Hazucha et al.
patent: 6703858 (2004-03-01), Knowles
patent: 7023235 (2006-04-01), Hoff
patent: 7071749 (2006-07-01), Gardner
patent: 7161404 (2007-01-01), Hazucha et al.
patent: 7193451 (2007-03-01), Hendrickson
patent: 7236001 (2007-06-01), Fulkerson
patent: 2004/0007743 (2004-01-01), Matsuda et al.
patent: 2006/0001442 (2006-01-01), Wood et al.
patent: 2006/0267653 (2006-11-01), Fulkerson
patent: 2007/0052442 (2007-03-01), Fulkerson
patent: 2007/0069305 (2007-03-01), Kuboyama et al.
L. Heller, et al., “Cascode Voltage Switch Logic: A Differential CMOS Logic Family”, IEEE Int. Conf. on Solid-State Circuits [Dig. Of Tech. Papers] vols. XXVII, Feb. 1984, pp. 16-17.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and systems for hardening a clocked latch against... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and systems for hardening a clocked latch against..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for hardening a clocked latch against... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4000546

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.