Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-01-05
2009-11-03
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07614029
ABSTRACT:
Methods and systems for converting synchronous circuit designs to asynchronous circuit designs, and particularly programmable asynchronous circuit designs. Provide is a systematic, workable and repeatable process for evaluating synchronous circuit designs, converting the wires, switches/connections and logic functions to equivalent-function asynchronous circuit designs and hence implementing a functionally equivalent asynchronous circuit with all the benefits thereof. Further provided are a process for systematically doing the conversion and hardware equivalents (in form or functional description) for the asynchronous components. Using the present invention, any synchronous circuit design can be converted to an asynchronous equivalent, typically with no change to the original design implementation.
REFERENCES:
patent: 5067091 (1991-11-01), Nakazawa
patent: 6625797 (2003-09-01), Edwards et al.
patent: 7418676 (2008-08-01), Karaki et al.
patent: 7464361 (2008-12-01), Sandbote
patent: 2005/0160392 (2005-07-01), Sandbote
patent: 2005/0198606 (2005-09-01), Gupta et al.
patent: 2006/0120189 (2006-06-01), Beerel et al.
patent: 2006/0190851 (2006-08-01), Karaki et al.
patent: WO-2008085792 (2008-07-01), None
patent: WO-2008085792 (2008-07-01), None
“International Application Serial No. PCT/US2007/089197, Search Report mailed Jun. 27, 2008”, 4 pgs.
“International Application Serial No. PCT/US2007/089197, Written Opinion mailed Jun. 27, 2008”, 7 pgs.
Fesquet, L., et al., “A Programmable logic architecture for prototyping clockless circuits”, Field Programmable Logic and Applications, (Aug. 24-26, 2005), 293-298.
Linder, D. H, et al., “Phased Logic: Supporting the Synchronouus Design Paradigm With Delay-Insensitive Circuitry”,IEEE Transactions on Computers, vol. 45, (Sep. 1, 1996), 1031-1044.
Manohar, et al., “An Asynchronous Dataflow FPGA Architecture”,IEEE Transactions on Computers, IEEE Service Centre, Los Alamitos, vol. 53, (Nov. 1, 2004), 1376-1392.
Oberg, J., et al., “Automatic synthesis of Asynchronous Circuits From Synchronous RTL Descriptions”,Norchip Conference, (Nov. 21, 2005), 1-6.
Traver, C., et al., “Cell designs for self-timed FPGAs”, 14th Annual IEEE International, (Sep. 12, 2001), 175-179.
Achronix Semiconductor Corporation
Schwegman Lundberg & Woessner, P.A.
Whitmore Stacy A
LandOfFree
Methods and systems for converting a synchronous circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and systems for converting a synchronous circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for converting a synchronous circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4071600