Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-03-27
2007-03-27
Maskulinski, Michael (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S006130, C714S042000
Reexamination Certificate
active
10284199
ABSTRACT:
A storage system that may include one or more memory sections, one or more switches, and a management system. The memory sections include memory devices and a section controller capable of detecting faults with the memory section and transmitting messages to the management system regarding detected faults. The storage system may include a management system capable of receiving fault messages from the section controllers and removing from, service the faulty memory sections. Additionally, the management system may determine routing algorithms for the one or more switches.
REFERENCES:
patent: 3713096 (1973-01-01), Comfort et al.
patent: 3735362 (1973-05-01), Ashany et al.
patent: 3748647 (1973-07-01), Ashany et al.
patent: 3812476 (1974-05-01), Cragon
patent: 4064556 (1977-12-01), Edelberg et al.
patent: 4065756 (1977-12-01), Panigrahi
patent: 4193121 (1980-03-01), Fedida et al.
patent: 4302632 (1981-11-01), Vicari et al.
patent: 4334305 (1982-06-01), Girardi
patent: 4363125 (1982-12-01), Brewer et al.
patent: 4506387 (1985-03-01), Walter
patent: 4510599 (1985-04-01), Ulug
patent: 4538174 (1985-08-01), Gargini et al.
patent: 4646270 (1987-02-01), Voss
patent: 4672602 (1987-06-01), Hargrave et al.
patent: 4709418 (1987-11-01), Fox et al.
patent: 4763317 (1988-08-01), Lehman et al.
patent: 4790418 (1988-12-01), Brown et al.
patent: 4796231 (1989-01-01), Pinkham
patent: 4980857 (1990-12-01), Walter et al.
patent: 4995078 (1991-02-01), Monslow et al.
patent: 5003591 (1991-03-01), Kauffman et al.
patent: 5014125 (1991-05-01), Pocock et al.
patent: 5027400 (1991-06-01), Baji et al.
patent: 5060068 (1991-10-01), Lindstrom
patent: 5062059 (1991-10-01), Youngblood et al.
patent: 5084839 (1992-01-01), Young
patent: 5119481 (1992-06-01), Frank et al.
patent: 5130792 (1992-07-01), Tindell et al.
patent: 5132992 (1992-07-01), Yurt et al.
patent: 5133079 (1992-07-01), Ballantyne et al.
patent: 5153884 (1992-10-01), Lucak et al.
patent: 5163024 (1992-11-01), Heilveil et al.
patent: 5191410 (1993-03-01), McCalley et al.
patent: 5200925 (1993-04-01), Morouka et al.
patent: 5247347 (1993-09-01), Litteral et al.
patent: 5253341 (1993-10-01), Rozmanith et al.
patent: 5261114 (1993-11-01), Raasch et al.
patent: 5369784 (1994-11-01), Nelson et al.
patent: 5371532 (1994-12-01), Gelman et al.
patent: 5374952 (1994-12-01), Flohr
patent: 5400331 (1995-03-01), Lucak et al.
patent: 5553311 (1996-09-01), McLaughlin et al.
patent: 5581479 (1996-12-01), McLaughlin et al.
patent: 5604682 (1997-02-01), McLaughlin et al.
patent: 5636139 (1997-06-01), McLaughlin et al.
patent: 5883831 (1999-03-01), Lopez et al.
patent: 5908333 (1999-06-01), Perino et al.
patent: 5909564 (1999-06-01), Alexander et al.
patent: 5953263 (1999-09-01), Farmwald et al.
patent: 5954804 (1999-09-01), Farmwald et al.
patent: 5968114 (1999-10-01), Wentka et al.
patent: 5978295 (1999-11-01), Pomet et al.
patent: 6032214 (2000-02-01), Farmwald et al.
patent: 6034918 (2000-03-01), Farmwald et al.
patent: 6185644 (2001-02-01), Farmwald et al.
patent: 6317377 (2001-11-01), Kobayashi
patent: 6356973 (2002-03-01), McLaughlin et al.
patent: 6356975 (2002-03-01), Barth et al.
patent: 6498741 (2002-12-01), Matsudera et al.
patent: 6587909 (2003-07-01), Olarig et al.
patent: 6684292 (2004-01-01), Piccirillo et al.
patent: 6697368 (2004-02-01), Chang et al.
patent: 6728799 (2004-04-01), Perner et al.
patent: 6879526 (2005-04-01), Lynch et al.
patent: 6981173 (2005-12-01), Ferguson et al.
patent: 2003/0018930 (2003-01-01), Mora et al.
patent: 2003/0187945 (2003-10-01), Lubbers et al.
patent: 2004/0044744 (2004-03-01), Grosner et al.
patent: 2004/0168101 (2004-08-01), Kubo
patent: WO 2004/025476 (2004-03-01), None
Farley, Marc, “Building Storage Networks, Second Edition”, Osbourne/McGraw-Hill, 2001, entire book.
Clark, Tom, “Designing Storage Area Networks—A Practical Reference for Implementing Fibre Channel SANs”, Addison-Wesley, 1999.
U.S. Appl. No. 10/284,198 including Specification, Claims and Figures.
U.S. Appl. No. 10/284,278 including Specification, Claims and Figures.
U.S. Appl. No. 10/284,268 including Specification, Claims and Figures.
Malavalli, Kumar, “Fibre Channel Classes of Service for Data Transport,” Brocade Communications Services, Inc. 1997, 15 pages.
“HyperTransport™ I/O Link Specification,” HyperTransport Technology Consortium, Rev. 1.03, Oct. 10, 2001, 217 pages.
Tran, Jennifer, “Synthesizable 1.6 Gbytes/s DDR SRAM Controller” Xilinx Application Note XAPP200, Mar. 21, 2000, 12 pages.
“Using Block SelectRAM+ Memory in Spartan-II FPGAs,” Xilinx Application Note XAPP173, Dec. 11, 2000, 15 pages.
“200-MHz SDRAM Controller Core Product Specification” Alliance Core, Jan. 10, 2000, 4 pages.
Bapat, Sheker, “Synthesizable 200 MHz ZBT SRAM Interface” Xilinx Application Note XAPP136, Jan. 10, 2000, 6 pages.
“Synthesizable High Performance SDRAM Controller” Xilinx Application Note XAPP134, Feb. 1, 2001, 16 pages.
Ma, Alex, “Synchronous DRAM Controller” Powerpoint slides, EE527 Spring 1998, 21 pages.
PCT Search Report dated Jan. 14, 2005 for International Application No. PCT/US03/33665.
Office Action for U.S. Appl. No. 10/284,278, dated Mar. 18, 2005, (12 pages).
Office Action for U.S. Appl. No. 10/284,278 dated Sep. 26, 2005, (13 pages).
Office Action for U.S. Appl. No. 10/284,268 dated Mar. 18, 2005, (14 pages).
Office Action for U.S. Appl. No. 10/284,268 dated Sep. 21, 2005, (13 pages).
Office Action for U.S. Appl. No. 11/030,881 dated Jan. 11, 2006, (5 pages).
Office Action for U.S. Appl. No. 11/030,881 dated Jul. 27, 2005, (8 pages).
PCT Search Report dated Jan. 14, 2005, for International Application No. PCT/US03/33665.
Office Action for U.S. Appl. No. 11/030,881 dated Jul. 10, 2006, (5 pages).
Office Action for U.S. Appl. No. 10/284,278 dated Apr. 24, 2006, (12 pages).
Office Action for U.S. Appl. No. 10/284,268 dated Apr. 24, 2006, (16 pages).
Preston, W. Curtis, “Using SANs and NAS,” O'Reilly & Associates, Inc., Feb. 2002.
Mauro, Douglas R., et al., “Essential SNMP,” O'Reilly & Associates, Inc., Jul. 2001.
Prince, Betty, “High Performance Memories New architecture DRAMs and SRAMs—evolution and function Revised Edition,” John Wiley & Sons, Ltd., 1996, entire book.
RDRAM® Memory: Leading Performance and Value Over SDRAM and DDR, Document WP0001-R, Version 1.2, 2001.
RDRAM® : Maximizing the Value of PCs and Workstations, Document WP0003-R, Version 1.0, 2001.
The Economist, Jun. 22nd, 2002, 28thedition, A Match for Flash?, pp. 22-23.
Office Action for U.S. Appl. No. 10/284,278 dated Mar. 18, 2005, (12 pages).
Office Action for U.S. Appl. No. 10/284,278 dated Sep. 26, 2005, (13 pages).
Office Action for U.S. Appl. No. 10/284,268 dated Mar. 18, 2005, (14 pages).
Office Action for U.S. Appl. No. 10/284,268 dated Sep. 21, 2005, (13 pages).
Office Action for U.S. Appl. No. 11/030,881 dated Jan. 11, 2006, (5 pages).
Office Action for U.S. Appl. No. 11/030,881 dated Jul. 27, 2005, (8 pages).
PCT Search Report dated Jan. 14, 2005, for International Application No. PCT/US03/33665.
“170 MHz FIFOs Using the Virtex Block SelectRAM+ Features” Xilinx Application Note XAPP131, Jun. 5, 2001, 6 pages.
“Using the Virtex Block SelectRAM+ Features” Xilinx Application Note XAPP130, Dec. 18, 2000, 11 pages.
“API Networks, enabling technology for next generation product . . . HyperTransport technology licensed by HP” (retrieved Mar. 18, 2002) <http://www.api-networks.com/pressreleases/pr121001.shtml>, API Networks, Dec. 10, 2001, 2 pages.
Richmond, Robert, “AMD 64-Bit K8 Platform Preview” (retrieved Mar. 11, 2002) Sep. 14, 2000, 4 pages.
“InfiniBridge MT21108 Infiniband Channel Adapter and Eight Port Switch” Product Specification, Mellanox Technologies, (date unknown) 4 pages.
“Block SelectRAM Overview” (retrieved Mar. 18, 2002) <http://www.
Bullen Melvin James
Dodd Steven Louis
Herbison David James
Lynch William Thomas
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Maskulinski Michael
Ring Technology Enterprises LLC
LandOfFree
Methods and systems for a storage system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and systems for a storage system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for a storage system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3743291