Electronic digital logic circuitry – Security
Reexamination Certificate
2007-09-04
2007-09-04
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Security
C326S010000, C326S038000, C326S039000, C713S193000, C713S187000
Reexamination Certificate
active
11015568
ABSTRACT:
Methods and structures for protecting programmable logic device (“PLD”) programming files are disclosed. In one respect, an embodiment of the present invention includes applying a particular protective setting to a PLD, the setting has a relationship to proper programming of the PLD. A configuration program generates programming data including a non-pre-processed and a pre-processed portion. The pre-processed data reflects the results of processing that is carried out off-device (e.g. by the configuration program on a user computer), but is consistent with the logic of certain on-device processing circuitry. The pre-processing also takes into account information regarding the particular applied setting. The non-pre-processed portion of the programming data is further processed by the certain on-device processing circuitry. The output of the on-device processing circuitry is combined with the pre-processed portion of the programming data in a bit stream for programming the PLD. In another respect, some embodiments utilize a PLD redundancy scheme for implementing programming data protection.
REFERENCES:
patent: 4899067 (1990-02-01), So et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5434514 (1995-07-01), Cliff et al.
patent: 5592102 (1997-01-01), Lane et al.
patent: 5777887 (1998-07-01), Marple et al.
patent: 5915017 (1999-06-01), Sung et al.
patent: 5926036 (1999-07-01), Cliff et al.
patent: 6034536 (2000-03-01), McClintock et al.
patent: 6049876 (2000-04-01), Moughanni et al.
patent: 6107820 (2000-08-01), Jefferson et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6201404 (2001-03-01), Reddy et al.
patent: 6337578 (2002-01-01), Jefferson et al.
patent: 6344755 (2002-02-01), Reddy et al.
patent: 6404226 (2002-06-01), Schadt
patent: 6545501 (2003-04-01), Bailis et al.
patent: 6600337 (2003-07-01), Nguyen et al.
patent: 6605962 (2003-08-01), Lee et al.
patent: 6630842 (2003-10-01), Lewis et al.
patent: 6653862 (2003-11-01), Johnson et al.
patent: 6819133 (2004-11-01), Kliesner et al.
patent: 6826741 (2004-11-01), Johnson et al.
patent: 7107567 (2006-09-01), LeBlanc
patent: 2001/0015919 (2001-08-01), Kean
patent: 2002/0166106 (2002-11-01), Lewis et al.
patent: 2002/0168067 (2002-11-01), Kouzminov
patent: 2003/0072185 (2003-04-01), Lane et al.
patent: 2004/0034789 (2004-02-01), Horvat et al.
patent: 2005/0010804 (2005-01-01), Bruening et al.
U.S. Appl. No. 10/856,434, Chan et al.
Betz, Vaughn and Jonathan Rose, Alexander Marquardt, eds. (Mar. 1999)Architecture and CAD for Deep-Submicron FPGAs.Kluwer Academic Publishers: Norwell, MA: Chapter 2.1 (pp. 11-18), Chapter 4 (pp. 63-103), Chapter 5 (pp. 105-126), and Chapter 7 (pp. 151-190).
Hatori, F. et al. (1993) “Introducing Redundancy in Field Programmable Gate Arrays,” IEEE Custom Integrated Circuits Conference, pp. 7.1.1-7.1.4, month unknown.
Tan Vibol
Townsend and Townsend / and Crew LLP
LandOfFree
Methods and structures for protecting programming data for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and structures for protecting programming data for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and structures for protecting programming data for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3742143