Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-05-22
2007-05-22
Beausoliel, Jr., Robert W. (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S041000
Reexamination Certificate
active
10635700
ABSTRACT:
Techniques and devices are provided for injecting transactions within computer systems having a plurality of multi-processor clusters. Each cluster includes a plurality of nodes, including processors, a service processor and an interconnection controller interconnected by point-to-point intra-cluster links. The processors and the interconnection controller in each cluster make transactions via an intra-cluster transaction protocol. Inter-cluster links are formed between interconnection controllers of different clusters. Each of the processors and the interconnection controller in a cluster has a test interface for communicating with the service processor. The service processor is configured to make an injected transaction according to the intra-cluster transaction protocol via one of the test interfaces. In preferred embodiments, the service processor is configured to make an injected transaction according to the intra-cluster transaction protocol via a test interface of an interconnection controller in the same cluster.
REFERENCES:
patent: 5125081 (1992-06-01), Chiba
patent: 5822531 (1998-10-01), Gorczyca et al.
patent: 6003075 (1999-12-01), Arendt et al.
patent: 6167492 (2000-12-01), Keller et al.
patent: 6385705 (2002-05-01), Keller et al.
patent: 6490661 (2002-12-01), Keller et al.
patent: 6553439 (2003-04-01), Greger et al.
patent: 7010617 (2006-03-01), Kampe et al.
patent: 7043569 (2006-05-01), Chou et al.
patent: 2002/0065646 (2002-05-01), Waldie et al.
patent: 2002/0157035 (2002-10-01), Wong et al.
patent: 2002/0174168 (2002-11-01), Beukema et al.
patent: 2003/0037224 (2003-02-01), Oehler et al.
Bossen et al. “Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology.” IBM J. Res. and Dev. vol. 46, No. 1, Jan. 2002.
HyperTransport™ I/O Link Specification Revision 1.03, HyperTransport™ Consortium, Oct. 10, 2001, Copyright © 2001 HyperTransport Technology Consortium.
Diesing Scott
Glasco David Brian
Kota Rajesh
Prasadh Guru
Beausoliel, Jr. Robert W.
Beyer & Weaver, LLP
Guyton Philip
Newisys Inc.
LandOfFree
Methods and devices for injecting commands in systems having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and devices for injecting commands in systems having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and devices for injecting commands in systems having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3762444