Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2000-03-09
2003-07-15
Chung, Phung M. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C714S724000, C714S799000
Reexamination Certificate
active
06594797
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to automatic test equipment for integrated circuits, and in particular to methods and circuits for precisely placing signal transitions for use in testing integrated circuits.
BACKGROUND
Most semiconductor devices are tested at least once using some form of automated test equipment (generally, a “tester”). Modern semiconductor chips have many pins and, to fully test the semiconductor device, the tester must generate and measure signals for all of these pins simultaneously.
Testers generally have a “per-pin” architecture in which separate “channels” within the tester generate or measure one signal corresponding to a single input or output pin on a device under test. Each channel is separately controlled to generate or measure a different signal. A pattern generator, the function of which is to send commands to each channel to generate or measure one test signal for each of many test periods, controls the various channels. Each channel generally contains at least one edge generator programmed to generate a signal transition, or “edge,” at a certain time relative to the start of each test period.
Testers must place accurately timed edges at the various pins of a device under test to make accurate pin-to-pin measurements. When properly calibrated, testers with hundreds or even thousands of channels are only able to reduce the relative error between channels to somewhere in the range of ±150 ps to ±1 ns. All measurements require at least two edges be placed, so the cumulative measurement error inherent in the tester can contribute somewhere between 300 ps and 2 ns of uncertainty. Unfortunately, this inherent tester error often exceeds the value of the parameter being measured. There is therefore a need for a means of more precisely placing edges on the pins of devices under test.
SUMMARY
The present invention provides an accurate means of placing signal transitions, or “edges,” simultaneously on two or more pins of an integrated circuit (IC). The inventive circuit is particularly useful for testing programmable logic devices, which can be programmed to include one or more coincidence detectors with which to place edges relative to one another on different pins.
In accordance with an embodiment of the invention, a conventional tester is connected to an integrated circuit, such as a programmable logic device. The integrated circuit is adapted to include a coincidence detector that compares the timing of edges on two input pins of the integrated circuit. The coincidence detector indicates when the two edges are coincident, allowing an operator of the tester to adjust the tester to achieve coincidence. The amount of offset necessary to provide coincident edges is then stored in a database for later use in deskewing edges for test.
In some embodiments, the integrated circuit is provided with a number of coincidence detectors that collectively determine the timing offsets necessary to adjust the tester to create coincident signals on every input pin of the integrated circuit.
In those embodiments in which the integrated circuit is a programmable logic device, the resources used to instantiate the one or more coincidence detectors can be used to instantiate other components once the test configuration is calibrated.
REFERENCES:
patent: 5854797 (1998-12-01), Schwartz et al.
patent: 6073259 (2000-06-01), Sartschev et al.
patent: 6466520 (2002-10-01), Speyer et al.
patent: WO 99108125 (1999-02-01), None
Xilinx The Programmable Logic Data Book 1999, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Cho Jae
Dudley Rick W.
Patrie Robert D.
Wells Robert W.
Behiel Arthur J.
Chung Phung M.
Xilinx , Inc.
Young Edel M.
LandOfFree
Methods and circuits for precise edge placement of test signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and circuits for precise edge placement of test signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and circuits for precise edge placement of test signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3076238