Methods and circuits for dedicating a programmable logic...

Details Methods and circuits for dedicating a programmable logic... Methods and circuits for dedicating a programmable logic...

2006-11-28

2006-11-28

Zand, Kambiz (Department: 2132)

Electrical computers and digital processing systems: support

Data processing protection using cryptography

C713S193000, C716S030000, C716S030000

Reexamination Certificate

active

07143295

ABSTRACT:
Disclosed are methods and circuits that enable PLD vendors to dedicate PLDs for use with one or more specified designs. The PLD is programmed to store an indicator related to a specific design, for example, a hash function of the design, and to compare an indicator calculated within the PLD from an expression of the design (such as a bitstream) with the stored indicator. Only if the comparison matches is the PLD programmed to implement the design.

REFERENCES:
patent: 3995261 (1976-11-01), Goldberg
patent: 4020469 (1977-04-01), Manning
patent: 4700187 (1987-10-01), Furtek
patent: 4899067 (1990-02-01), So et al.
patent: 5459342 (1995-10-01), Nogami et al.
patent: 5485102 (1996-01-01), Cliff et al.
patent: 5497381 (1996-03-01), O'Donoghue et al.
patent: 5498975 (1996-03-01), Cliff et al.
patent: 5592102 (1997-01-01), Lane et al.
patent: 5777887 (1998-07-01), Marple et al.
patent: 5889413 (1999-03-01), Bauer
patent: 5914616 (1999-06-01), Young et al.
patent: 5933023 (1999-08-01), Young
patent: 6166559 (2000-12-01), McClintock et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6185724 (2001-02-01), Ochotta
patent: 6215327 (2001-04-01), Lyke
patent: RE37195 (2001-05-01), Kean
patent: 6344755 (2002-02-01), Reddy et al.
patent: 6356514 (2002-03-01), Wells et al.
patent: 6530071 (2003-03-01), Guccione et al.
patent: 6687884 (2004-02-01), Trimberger
patent: 6754862 (2004-06-01), Hoyer et al.
patent: 6817006 (2004-11-01), Wells et al.
patent: 2001/0037458 (2001-11-01), Kean
U.S. Appl. No. 09/253,401, Trimberger.
U.S. Appl. No. 09/724,652, Pang et al.
U.S. Appl. No. 10/104,324, Wells et al.
U.S. Appl. No. 10/112,838, Trimberger.
Applied Cryptography Second Edition: protocols, algorithms, and source code in C copyright 1996 by Bruce Schneier, published by John Wiley & Sons, Inc., pp. 265-278, and pp. 456.
U.S. Appl. No. 09/924,365, filed Aug. 7, 2001, Ling et al.
John Emmert et al.; “Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration”; Annual IEEE Symposium on Field-Programmable Custom Computing Machines; Apr. 17, 2000; pp. 165-174.
John M. Emmert et al.; “Incremental Routing in FPGAs”; ASIC Conference 1998. Proceedings, Eleventh Annual IEEE International; Rochester, NY; Sep. 13-16, 1998; pp. 217-221.

Affiliated with

Also associated with

Rating

Methods and circuits for dedicating a programmable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and circuits for dedicating a programmable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and circuits for dedicating a programmable logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3702108