Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus expansion or extension
Reexamination Certificate
2006-04-18
2006-04-18
Perveen, Rehana (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus expansion or extension
C710S300000, C710S302000, C713S330000
Reexamination Certificate
active
07032051
ABSTRACT:
Circuits and methods for interconnecting a live backplane and at least one I/O card are provided. This invention provides interconnection circuitry that utilizes buffer circuitry to connect the data and clock busses of the backplane to the data and clock busses of the I/O card in a “hot-swappable” fashion. Buffer circuitry also isolates the capacitance associated with the backplane from the capacitance associated with the I/O card. For example, when at least one signal is driven from the backplane to the I/O card, the signal need only overcome the capacitance associate with the backplane. Conversely, when at least one signal is driven from the I/O card to the backplane, the signal need only overcome the capacitance associated with the I/O card. Hence, this capacitive isolation facilitates signal propagation between the backplane and the I/O card.
REFERENCES:
patent: 5819052 (1998-10-01), Sonoda
patent: 5822547 (1998-10-01), Boesch et al.
patent: 5878234 (1999-03-01), Dutkiewicz et al.
patent: 5938750 (1999-08-01), Shaberman
patent: 5983298 (1999-11-01), Schultz et al.
patent: 6026458 (2000-02-01), Rasums
patent: 6038615 (2000-03-01), Yamada et al.
patent: 6047343 (2000-04-01), Olarig
patent: 6145036 (2000-11-01), Barenys et al.
patent: 6212586 (2001-04-01), Mros et al.
patent: 6438625 (2002-08-01), Olson
patent: 6487623 (2002-11-01), Emerson et al.
patent: 6530029 (2003-03-01), Metchev
patent: 6622188 (2003-09-01), Goodwin et al.
patent: 6650174 (2003-11-01), Bell
patent: 6925516 (2005-08-01), Struhsaker et al.
patent: 3804074 (1989-08-01), None
patent: 0 402 367 (1990-12-01), None
patent: 0973261 (2000-01-01), None
patent: WO 86/01658 (1986-03-01), None
patent: WO 98/22968 (1998-05-01), None
Data Sheet for Philips CBT 6800: “10-Bit Bus Switch With Precharged Outputs For Live Insertion,”Philips Semiconductors, pp. 1-8, (Oct. 28, 1999).
“Method for Card ‘Hot Plug’ Detection and Control,”IBM Technical Disclosure Bulletin, vol. 35, No. 5, pp. 391-394, (Oct. 1992).
Filliter et al., “Live Insertion Design Approaches,”National Semiconductor, pp. 66-71, (Nov. 7, 1995).
Patent Abstract XP-002225435 of Korean Patent KR 9 405 776A, (Jun. 23, 1994).
“82B715 l2C bus extender,”Philips Semiconductors, Jan. 9, 1998, pp. 1-10.
Don Sherman, “Using the P82B715 l2C bus extender on long cables,” Jun. 1993, pp. 1-6.
“PCA9515 l2C bus bridge,”Philips Semiconductors, Mar. 7, 2001, pp. 1-9.
“PCl Hot Swap mit Einschalten innerhalb der Strombegrenzung,” Linear Technlology Corporation, 1998, pp. 1-2.
Reay Robert L.
Ziegler John H.
Fish & Neave IP Group of Ropes & Gray LLP
Linear Technology Corp.
Perveen Rehana
Phan Raymond N
LandOfFree
Methods and circuitry for interconnecting data and clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and circuitry for interconnecting data and clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and circuitry for interconnecting data and clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3529798