Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-01-31
2006-01-31
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06993740
ABSTRACT:
A method and algorithms for creating correct-by-construction interconnections among complex intellectual property (IP) cores with hundreds of pins. The methods contemplated herein significantly reduce the time, complexity and potential for errors associated with systems-on-chip (SoC) integration.
REFERENCES:
patent: 4638442 (1987-01-01), Bryant et al.
patent: 4928278 (1990-05-01), Otsuji et al.
patent: 5519630 (1996-05-01), Nishiyama et al.
patent: 5526276 (1996-06-01), Cox et al.
patent: 5526277 (1996-06-01), Dangelo et al.
patent: 5910898 (1999-06-01), Johannsen
patent: 5949691 (1999-09-01), Kurosaka et al.
patent: 6083271 (2000-07-01), Morgan
patent: 6086626 (2000-07-01), Jain et al.
patent: 6301687 (2001-10-01), Jain et al.
patent: 6360352 (2002-03-01), Wallace
patent: 6425109 (2002-07-01), Choukalos et al.
patent: 6477691 (2002-11-01), Bergamashi et al.
patent: 6567957 (2003-05-01), Chang et al.
A.M. Rincon et al., “Core Design and System-on-a-Chip Integration”, IEEE Design & Test of Computers, pp. 26-35, Oct./Dec./. 1997.
“VSI Alliance Architecture Document”, Version 1.0, VSI Alliance, 1997.
A.M. Rincon et al., “The Changing Landscape of System-on-a-Chip Design”, IBM MicroNews, vol. 5, No. 3, pp. 1-9, IBM Microelectronics, 3rd Quarter, 1999.
“The CoreConnect Bus Architecture”, IBM Corporation, pp. 1-8, 1999.
A.M. Rincon et al., “Core Design and System-on-a-Chip Integration”, IEEE Design & Test of Computers, pp. 26-35, Oct./Dec., 1997.
P. Schindler et al., “IP Repository, A Web based IP Reuse Infrastructure”, IEEE Custom Integrated Circuits Conference, pp. 415-418, May, 1999.
R.E. Bryant, “Graph-Based Algorithms for Boolean Function Manipulation”, IEEE Transactions on Computers, vol. C-35, No. 8, Aug. 1986, pp. 677-691.
W.P. Birmingham et al., “MICON: Automated Design of Computer Systems”, Engineering Design Research Center, Carnegie Mellon University, Pittsburgh, PA.
Bergamaschi Reinaldo A.
Bhattacharya Subhrajit
Ference & Associates
Levin Naum B.
Smith Matthew
LandOfFree
Methods and arrangements for automatically interconnecting... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and arrangements for automatically interconnecting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and arrangements for automatically interconnecting... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3576103