Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-12-16
2010-06-15
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C703S013000, C703S014000
Reexamination Certificate
active
07739624
ABSTRACT:
Methods and apparatuses to design an Integrated Circuit (IC) with a shielding of wires. In at least one embodiment, a shielding mesh of at least two reference voltages (e.g., power and ground) is used to reduce both the capacitive coupling and the inductive coupling in routed signal wires in IC chips. In some embodiments, a type of shielding mesh (e.g., a shielding mesh with a window surrounded by a power ring, or a window with a parser set of shielding wires) is selected to make more routing area available in locally congested areas. In other embodiments, the shielding mesh is used to create or add bypass capacitance. Other embodiments are also disclosed.
REFERENCES:
patent: 4353040 (1982-10-01), Krumm et al.
patent: 5288949 (1994-02-01), Crafts
patent: 5723908 (1998-03-01), Fuchida et al.
patent: 5999440 (1999-12-01), Crafts
patent: 6278148 (2001-08-01), Watanabe et al.
patent: 6348722 (2002-02-01), Yoshikoshi
patent: 6353189 (2002-03-01), Shimada et al.
patent: 6388200 (2002-05-01), Schaper
patent: 6483374 (2002-11-01), Mizuno et al.
patent: 6510545 (2003-01-01), Yee et al.
patent: 6603165 (2003-08-01), Yamauchi et al.
patent: 6734472 (2004-05-01), Ho
patent: 7166352 (2007-01-01), Watanabe et al.
patent: 7217887 (2007-05-01), Ho
patent: 7436008 (2008-10-01), Ho
patent: 2001/0013422 (2001-08-01), Schaper
patent: 2002/0076941 (2002-06-01), Ushiyama et al.
patent: 2003/0155642 (2003-08-01), Davis et al.
patent: 1497864 (2008-06-01), None
patent: 11-191611 (1999-07-01), None
patent: 2001-127162 (2001-05-01), None
patent: 462214 (2001-11-01), None
patent: I 285953 (2007-08-01), None
patent: WO 03/092070 (2003-11-01), None
patent: WO 03/092070 (2003-11-01), None
Yu et al., Fast Placement-Dependent Full Chip Thermal Simulation, 2001, IEEE, p. 249-252.
Hebrard et al., Design Automation of Power Integrated Circuit in Edge Environment, 1992, IEEE, pp. 252-256.
Banerjee et al., Analysis and Optimization of Thermal Issues in High-Performance VLSI, ACM, 2001, p. 230-237.
PCT International Search Report for PCT International Application No. US03/23559, Mailed Sep. 6, 2004 (9 pages).
Magma Design Automation, Inc., “Deep-Submicron Signal Integrity”, white paper, 2002, pp. 19 total.
Audrey V. Mezhiba et al., “Scaling Trends of On-Chip Power Distribution Noise”, SLIP'02, Apr. 6-7, 2002, San Diego, California, USA, pp. 47-53.
Sani R. Nassif et al., “Technology Trends in Power-Grid-Induced Noise”, SLIP'02, Apr. 6-7, 2002, San Diego, California, USA, pp. 55-59.
Seongkyun Shin et al., “Analytical Signal Integrity Verification Models for Inductance-Dominant Multi-Coupled VLSI Interconnects”, SLIP'02, Apr. 6-7, 2002, San Diego, California, USA, pp. 61-68.
S. Khatri et al., “A Novel VLSI Layout Fabric for Deep Sub-Micron Applications”, in Proceedings of the Design Automation Conference, (New Orleans), Jun. 1999, pp. 6 total.
Sunil P. Khatri et al., “Cross-Talk Immune VLSI Design using a Network of PLAs Embedded in a Regular Layout Fabric”, IEEE/ACM International Conference on Computer Aided Design, ICCAD-2000, Nov. 5-9, 2000, San Jose, CA, USA, pp. 8 total.
Khatri, Sunil P. et al., “Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics”, Kluwer Academic Publishers: Boston, 2001 (front cover and pp. i-xix, 1-51, 95-112 and back and cover).
PCT International Search Report for PCT International Application No. US02/24267, mailed May 10, 2004, (6 pages).
PCT International Preliminary Report on Patentability for PCT International Application No. US02/24267, Mailed Apr. 27, 2006 (4 pages).
PCT Written Opinion for International Application No. US02/24267, mailed Jun. 23, 2005, (4 pages).
PCT Written Opinion for International Application No. US03/23559, mailed Apr. 30, 2008, (5 pages).
Halpin William
McElvain Kenneth S.
Blakely , Sokoloff, Taylor & Zafman LLP
Do Thuan
Doan Nghia M
Synopsys Inc.
LandOfFree
Methods and apparatuses to generate a shielding mesh for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatuses to generate a shielding mesh for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatuses to generate a shielding mesh for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4245384